Home
last modified time | relevance | path

Searched refs:tx (Results 1 - 25 of 30) sorted by relevance

12

/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/
H A Ddhd_linux_pktdump.c207 if (tx) { \
210 tx?seabuf:deabuf, tx?"->":"<-", tx?deabuf:seabuf, \
215 tx?seabuf:deabuf, tx?"->":"<-", tx?deabuf:seabuf)); \
223 if (tx) { \
226 tx?seabuf:deabuf, tx
404 dhd_dump_pkt(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, uint32 pktlen, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dump_pkt() argument
433 dhd_dump_pkt_cnts_inc(dhd_pub_t *dhdp, bool tx, uint16 *pktfate, uint16 pkttype) dhd_dump_pkt_cnts_inc() argument
594 dhd_dump_pkt_cnts_inc(dhd_pub_t *dhdp, bool tx, uint16 *pktfate, uint16 pkttype) dhd_dump_pkt_cnts_inc() argument
601 dhd_dump_wsc_message(dhd_pub_t *dhd, int ifidx, uint8 *pktdata, uint32 pktlen, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dump_wsc_message() argument
717 dhd_dump_eap_packet(dhd_pub_t *dhd, int ifidx, uint8 *pktdata, uint32 pktlen, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dump_eap_packet() argument
844 dhd_dump_eapol_4way_message(dhd_pub_t *dhd, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dump_eapol_4way_message() argument
916 dhd_dump_eapol_message(dhd_pub_t *dhd, int ifidx, uint8 *pktdata, uint32 pktlen, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dump_eapol_message() argument
1018 dhd_dhcp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dhcp_dump() argument
1126 dhd_icmp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_icmp_dump() argument
1226 dhd_arp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_arp_dump() argument
1347 dhd_dns_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dns_dump() argument
1409 dhd_trx_pkt_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, uint32 pktlen, bool tx) dhd_trx_pkt_dump() argument
[all...]
H A Ddhd_linux_pktdump.h57 uint32 pktlen, bool tx, uint32 *pkthash, uint16 *pktfate);
74 uint8 *pktdata, uint32 pktlen, bool tx);
77 uint8 *pktdata, uint32 pktlen, bool tx) { } in dhd_trx_pkt_dump()
82 extern void dhd_dhcp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx,
86 uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) { } in dhd_dhcp_dump()
91 extern void dhd_dns_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx,
95 uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) { } in dhd_dns_dump()
100 extern void dhd_icmp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx,
104 uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) { } in dhd_icmp_dump()
109 extern void dhd_arp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx,
76 dhd_trx_pkt_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, uint32 pktlen, bool tx) dhd_trx_pkt_dump() argument
85 dhd_dhcp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dhcp_dump() argument
94 dhd_dns_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dns_dump() argument
103 dhd_icmp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_icmp_dump() argument
112 dhd_arp_dump(dhd_pub_t *dhdp, int ifidx, uint8 *pktdata, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_arp_dump() argument
121 dhd_dump_eapol_message(dhd_pub_t *dhd, int ifidx, uint8 *pktdata, uint32 pktlen, bool tx, uint32 *pkthash, uint16 *pktfate) dhd_dump_eapol_message() argument
[all...]
H A Dwl_cfgp2p.c231 void wl_cfgp2p_print_actframe(bool tx, void *frame, u32 frame_len, u32 channel) in wl_cfgp2p_print_actframe() argument
244 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
248 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
252 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
256 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
260 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
264 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
268 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
272 " channel=%d\n", (tx)? "TX": "RX", channel)); in wl_cfgp2p_print_actframe()
276 " channel=%d\n", (tx) in wl_cfgp2p_print_actframe()
2757 wl_cfgp2p_need_wait_actfrmae(struct bcm_cfg80211 *cfg, void *frame, u32 frame_len, bool tx) wl_cfgp2p_need_wait_actfrmae() argument
[all...]
H A Dwl_cfgp2p.h266 wl_cfgp2p_print_actframe(bool tx, void *frame, u32 frame_len, u32 channel);
419 wl_cfgp2p_need_wait_actfrmae(struct bcm_cfg80211 *cfg, void *frame, u32 frame_len, bool tx);
H A Ddhd_pcie.h181 dll_t flowring_active_list; /* constructed list of tx flowring queues */
593 extern uint16 dhd_bus_get_hp2p_ring_max_size(dhd_bus_t *bus, bool tx);
H A Dwl_cfg80211.c172 /* sleep time to keep STA's connecting or connection for continuous af tx or finding a peer */
177 /* if sta is connected or connecting, sleep for a while before retry af tx or finding a peer */
1174 u32 tx; member
1483 .tx = 0xffff,
1489 .tx = 0xffff,
1493 .tx = 0xffff,
1501 .tx = 0xffff,
1512 .tx = 0xffff,
1522 .tx = 0xffff,
1527 .tx
[all...]
/device/soc/rockchip/common/sdk_linux/include/linux/
H A Ddmaengine.h321 * dev_name(requester's dev):channel name, for example: "2b00000.mcasp:tx"
581 * this tx is sitting on a dependency list
605 dma_cookie_t (*tx_submit)(struct dma_async_tx_descriptor *tx);
606 int (*desc_free)(struct dma_async_tx_descriptor *tx);
621 static inline void dma_set_unmap(struct dma_async_tx_descriptor *tx, struct dmaengine_unmap_data *unmap) in dma_set_unmap() argument
624 tx->unmap = unmap; in dma_set_unmap()
630 static inline void dma_set_unmap(struct dma_async_tx_descriptor *tx, struct dmaengine_unmap_data *unmap) in dma_set_unmap() argument
642 static inline void dma_descriptor_unmap(struct dma_async_tx_descriptor *tx) in dma_descriptor_unmap() argument
644 if (!tx->unmap) { in dma_descriptor_unmap()
648 dmaengine_unmap_put(tx in dma_descriptor_unmap()
1331 async_tx_ack(struct dma_async_tx_descriptor *tx) async_tx_ack() argument
1336 async_tx_clear_ack(struct dma_async_tx_descriptor *tx) async_tx_clear_ack() argument
1341 async_tx_test_ack(struct dma_async_tx_descriptor *tx) async_tx_test_ack() argument
1468 dma_wait_for_async_tx(struct dma_async_tx_descriptor *tx) dma_wait_for_async_tx() argument
1497 dmaengine_desc_set_reuse(struct dma_async_tx_descriptor *tx) dmaengine_desc_set_reuse() argument
1515 dmaengine_desc_clear_reuse(struct dma_async_tx_descriptor *tx) dmaengine_desc_clear_reuse() argument
1520 dmaengine_desc_test_reuse(struct dma_async_tx_descriptor *tx) dmaengine_desc_test_reuse() argument
[all...]
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/
H A Ddrm_mipi_dsi.c457 const u8 *tx = msg->tx_buf; in mipi_dsi_create_packet() local
459 packet->header[0x1] = (msg->tx_len > 0) ? tx[0] : 0; in mipi_dsi_create_packet()
460 packet->header[0x2] = (msg->tx_len > 1) ? tx[1] : 0; in mipi_dsi_create_packet()
520 u8 tx[2] = {value & 0xff, value >> 8}; in mipi_dsi_set_maximum_return_packet_size() local
524 .tx_len = sizeof(tx), in mipi_dsi_set_maximum_return_packet_size()
525 .tx_buf = tx, in mipi_dsi_set_maximum_return_packet_size()
546 u8 tx[2] = {enable << 0, 0}; in mipi_dsi_compression_mode() local
550 .tx_len = sizeof(tx), in mipi_dsi_compression_mode()
551 .tx_buf = tx, in mipi_dsi_compression_mode()
716 u8 *tx; in mipi_dsi_dcs_write() local
[all...]
/device/soc/rockchip/common/vendor/drivers/net/ethernet/
H A Ddwmac-rk-tool.c47 int tx; member
78 int tx; member
430 shdr->tx = lb_priv->tx; in dwmac_rk_get_skb()
519 if (lb_priv->tx != shdr->tx || lb_priv->rx != shdr->rx) { in dwmac_rk_loopback_validate()
785 static int dwmac_rk_loopback_with_identify(struct stmmac_priv *priv, struct dwmac_rk_lb_priv *lb_priv, int tx, int rx) in dwmac_rk_loopback_with_identify() argument
788 lb_priv->tx = tx; in dwmac_rk_loopback_with_identify()
792 dwmac_rk_set_rgmii_delayline(priv, tx, r in dwmac_rk_loopback_with_identify()
797 dwmac_rk_delayline_is_txvalid(struct dwmac_rk_lb_priv *lb_priv, int tx) dwmac_rk_delayline_is_txvalid() argument
806 dwmac_rk_delayline_is_valid(struct dwmac_rk_lb_priv *lb_priv, int tx, int rx) dwmac_rk_delayline_is_valid() argument
893 int tx, rx, tx_sum, rx_sum, count; dwmac_rk_delayline_scan() local
1373 int tx, rx; rgmii_delayline_show() local
1384 int tx = 0, rx = 0; rgmii_delayline_store() local
[all...]
/device/soc/rockchip/rk3588/kernel/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac-rk-tool.c54 int tx; member
85 int tx; member
438 shdr->tx = lb_priv->tx; in dwmac_rk_get_skb()
520 if (lb_priv->tx != shdr->tx || lb_priv->rx != shdr->rx) in dwmac_rk_loopback_validate()
801 int tx, int rx) in dwmac_rk_loopback_with_identify()
804 lb_priv->tx = tx; in dwmac_rk_loopback_with_identify()
808 dwmac_rk_set_rgmii_delayline(priv, tx, r in dwmac_rk_loopback_with_identify()
799 dwmac_rk_loopback_with_identify(struct stmmac_priv *priv, struct dwmac_rk_lb_priv *lb_priv, int tx, int rx) dwmac_rk_loopback_with_identify() argument
813 dwmac_rk_delayline_is_txvalid(struct dwmac_rk_lb_priv *lb_priv, int tx) dwmac_rk_delayline_is_txvalid() argument
822 dwmac_rk_delayline_is_valid(struct dwmac_rk_lb_priv *lb_priv, int tx, int rx) dwmac_rk_delayline_is_valid() argument
912 int tx, rx, tx_sum, rx_sum, count; dwmac_rk_delayline_scan() local
1419 int tx, rx; rgmii_delayline_show() local
1433 int tx = 0, rx = 0; rgmii_delayline_store() local
[all...]
H A Ddwmac_dma.h136 void dwmac_enable_dma_irq(void __iomem *ioaddr, u32 chan, bool rx, bool tx);
137 void dwmac_disable_dma_irq(void __iomem *ioaddr, u32 chan, bool rx, bool tx);
H A Dhwif.h41 /* Invoked by the xmit function to prepare the tx descriptor */
51 /* Clean the tx descriptor as soon as the tx irq is received */
53 /* Clear interrupt on tx frame completion. When this bit is
56 /* Last tx segment reports the transmit status */
72 /* Set tx timestamp enable bit */
74 /* get tx timestamp status */
196 bool rx, bool tx);
198 bool rx, bool tx);
/device/soc/hisilicon/common/platform/hieth-sf/src/
H A Dctrl.c351 txqCur->tx.val = 0; in HiethXmitGso()
354 txqCur->tx.info.tsoFlag = HIETH_CSUM_DISABLE; in HiethXmitGso()
355 txqCur->tx.info.coeFlag = HIETH_CSUM_DISABLE; in HiethXmitGso()
357 txqCur->tx.info.sgFlag = 0; in HiethXmitGso()
366 txqCur->tx.info.dataLen = sendPktLen + FCS_BYTES; in HiethXmitGso()
368 HwXmitqPkg(ld, VMM_TO_DMA_ADDR(txqCur->txAddr), txqCur->tx.val); in HiethXmitGso()
/device/soc/hisilicon/common/platform/spi/
H A Dspi_hi35xx.c360 static void Pl022WriteFifo(const struct Pl022 *pl022, const uint8_t *tx, uint32_t count) in Pl022WriteFifo() argument
366 if (tx != NULL) { in Pl022WriteFifo()
367 value = (bytes == 1) ? *tx : *((uint16_t *)tx); in Pl022WriteFifo()
368 tx += bytes; in Pl022WriteFifo()
398 const uint8_t *tx = msg->wbuf; in Pl022TxRx() local
403 if (tx == NULL && rx == NULL) { in Pl022TxRx()
416 Pl022WriteFifo(pl022, tx, tmpLen); in Pl022TxRx()
417 tx = (tx in Pl022TxRx()
[all...]
/device/soc/rockchip/common/sdk_linux/drivers/spi/
H A Dspi-rockchip.c187 const void *tx; member
289 * this also flushes both rx and tx fifos in rockchip_spi_handle_err()
316 txw = *(u8 *)rs->tx; in rockchip_spi_pio_writer()
318 txw = *(u16 *)rs->tx; in rockchip_spi_pio_writer()
322 rs->tx += rs->n_bytes; in rockchip_spi_pio_writer()
392 rs->tx = xfer->tx_buf; in rockchip_spi_prepare_irq()
394 rs->tx_left = rs->tx ? xfer->len / rs->n_bytes : 0; in rockchip_spi_prepare_irq()
461 rs->tx = xfer->tx_buf; in rockchip_spi_prepare_dma()
509 /* rx must be started before tx due to spi instinct */ in rockchip_spi_prepare_dma()
865 ctlr->dma_tx = dma_request_chan(rs->dev, "tx"); in rockchip_spi_probe()
[all...]
/device/soc/rockchip/rk2206/hardware/include/lz_hardware/
H A Ddevice.h55 Pinctrl tx; member
/device/soc/hisilicon/common/platform/hieth-sf/include/
H A Dhieth.h60 } tx; member
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/drivers/spi/
H A Dspi.c65 /* check tx fifo not full */
669 hi_u8 *tx = (hi_u8 *)spi_hw_ctrl->tx_buf.buf; in spi_transfer_8bits_block() local
687 if (write_not_fix && tx != HI_NULL) { in spi_transfer_8bits_block()
688 value = *tx++; in spi_transfer_8bits_block()
722 hi_u16 *tx = (hi_u16 *)spi_hw_ctrl->tx_buf.buf; in spi_transfer_16bits_block() local
740 if (write_not_fix && tx != HI_NULL) { in spi_transfer_16bits_block()
741 value = *tx++; in spi_transfer_16bits_block()
/device/qemu/SmartL_E802/liteos_m/board/hals/csky_driver/src/
H A Ddevices.c39 int32_t tx; member
/device/soc/rockchip/common/sdk_linux/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac-rk.c213 #define DELAY_ENABLE(soc, tx, rx) \
214 ((((tx) >= 0) ? soc##_GMAC_TXCLK_DLY_ENABLE : soc##_GMAC_TXCLK_DLY_DISABLE) | \
217 #define DELAY_ENABLE_BY_ID(soc, tx, rx, id) \
218 ((((tx) >= 0) ? soc##_GMAC_TXCLK_DLY_ENABLE(id) : soc##_GMAC_TXCLK_DLY_DISABLE(id)) | \
221 #define DELAY_VALUE(soc, tx, rx) \
222 ((((tx) >= 0) ? soc##_GMAC_CLK_TX_DL_CFG(tx) : 0) | (((rx) >= 0) ? soc##_GMAC_CLK_RX_DL_CFG(rx) : 0))
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/drivers/core/include/
H A Ddrv_symc.h465 hi_s32 drv_symc_set_isr_callback(hi_u32 chn_num, callback_symc_isr callback, hi_void *tx);
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/include/
H A Dsbhnddma.h52 dma32regs_t xmt; /**< dma tx channel */
235 dma64regs_t tx; /**< dma64 tx channel */ member
H A Dpcie_core.h72 dma64regs_t tx; member
/device/soc/hisilicon/common/platform/wifi/hi3881v100/driver/wal/
H A Dwal_cfg80211.c154 .tx = 0xffff,
158 .tx = 0xffff,
163 .tx = 0xffff,
174 .tx = 0xffff,
185 .tx = 0xffff,
190 .tx = 0xffff,
200 .tx = 0xffff,
207 .tx = 0xffff,
4618 oam_warning_log0(0, OAM_SF_ANY, "{wal_mgmt_do_tx::mgmt tx timeout!}\r\n"); in wal_check_cookie_timeout()
4622 oam_warning_log0(0, OAM_SF_ANY, "{wal_mgmt_do_tx::mgmt tx time in wal_check_cookie_timeout()
[all...]
/device/soc/rockchip/common/sdk_linux/drivers/tty/serial/8250/
H A D8250_dma.c36 p->port.icount.tx += dma->tx_size; in _dma_tx_complete()
328 dma->txchan = dma_request_slave_channel_compat(mask, dma->fn, dma->tx_param, p->port.dev, "tx"); in serial8250_request_dma()
340 dev_info_ratelimited(p->port.dev, "got rx and tx dma channels\n"); in serial8250_request_dma()

Completed in 53 milliseconds

12