Home
last modified time | relevance | path

Searched refs:round_rate (Results 1 - 11 of 11) sorted by relevance

/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-ddr.c108 .round_rate = rockchip_ddrclk_sip_round_rate,
157 .round_rate = rockchip_ddrclk_scpi_round_rate,
214 .round_rate = rockchip_ddrclk_sip_round_rate_v2,
H A Dclk-half-divider.c134 .round_rate = clk_half_divider_round_rate,
H A Dclk-pll.c637 .round_rate = rockchip_pll_round_rate,
852 .round_rate = rockchip_pll_round_rate,
1107 .round_rate = rockchip_pll_round_rate,
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/rockchip/
H A Drockchip_vop2_clk.c154 .round_rate = clk_virtual_round_rate,
258 .round_rate = vop2_clk_div_round_rate,
/device/soc/rockchip/rk3588/kernel/drivers/gpu/drm/rockchip/
H A Drockchip_vop2_clk.c170 .round_rate = clk_virtual_round_rate,
275 .round_rate = vop2_clk_div_round_rate,
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-dclk-divider.c77 .round_rate = clk_dclk_round_rate,
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-dclk-divider.c76 .round_rate = clk_dclk_round_rate,
/device/soc/rockchip/common/vendor/drivers/phy/
H A Dphy-rockchip-inno-hdmi-phy.c731 .round_rate = inno_hdmi_phy_clk_round_rate,
/device/soc/rockchip/common/sdk_linux/include/linux/
H A Dclk-provider.h125 * @round_rate: Given a target rate as input, returns the closest rate actually
152 * of .round_rate call. The third argument gives the parent rate
158 * should typically be the return of .round_rate call. The
232 long (*round_rate)(struct clk_hw *hw, unsigned long rate, unsigned long *parent_rate); member
533 * .recalc_rate, .set_rate and .round_rate
819 * Implements .recalc_rate, .set_rate and .round_rate
903 * Implements .recalc_rate, .set_rate and .round_rate
/device/soc/rockchip/rk3588/kernel/drivers/phy/rockchip/
H A Dphy-rockchip-inno-hdmi-phy.c626 .round_rate = inno_hdmi_phy_clk_round_rate,
H A Dphy-rockchip-samsung-hdptx-hdmi.c1962 .round_rate = hdptx_phy_clk_round_rate,

Completed in 27 milliseconds