Home
last modified time | relevance | path

Searched refs:qp (Results 1 - 15 of 15) sorted by relevance

/device/soc/rockchip/rk3568/hardware/mpp/mpp/legacy/
H A Dvpu_api_mlvec.h40 RK_S32 qp; member
H A Dvpu_api_legacy.cpp106 RK_S32 qp = (cfg->qp) ? (cfg->qp) : (qp_init); in vpu_api_set_enc_cfg() local
115 HDF_LOGI("rc_mode %s qp %d bps %d", (rc_mode) ? ("CBR") : ("CQP"), qp, bps); in vpu_api_set_enc_cfg()
168 (*(mRKMppApi.HdiMppEncCfgSetS32))(enc_cfg, "h264:qp_init", is_fix_qp ? qp : -1); in vpu_api_set_enc_cfg()
169 (*(mRKMppApi.HdiMppEncCfgSetS32))(enc_cfg, "h264:qp_min", is_fix_qp ? qp : 10); // qp_min 10 in vpu_api_set_enc_cfg()
170 (*(mRKMppApi.HdiMppEncCfgSetS32))(enc_cfg, "h264:qp_max", is_fix_qp ? qp : 51); // h264:qp_max 51 in vpu_api_set_enc_cfg()
184 (*(mRKMppApi.HdiMppEncCfgSetS32))(enc_cfg, "jpeg:quant", qp); in vpu_api_set_enc_cfg()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/drivers/
H A Dkapi_dispatch.c306 (addr_via(rsa_info->qp) == HI_NULL))); in rsa_buf_chk_info_param()
388 key->qp = ptr; in rsa_private_set_key_param()
424 key->qp, klen / MUL_VAL_2, addr_via(rsa_info->qp), klen / MUL_VAL_2)); in rsa_private_get_cfg()
451 /* n + d or n + p + q + dP + dQ + qp in rsa_private_alloc()
453 * the length of p/q/dP/dQ/qp is klen/2, in rsa_private_alloc()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/include/
H A Ddrv_cipher_kapi.h339 compat_addr qp; /* The 1/q mod p CRT param */ member
358 hi_u8 *qp; /* The 1/q mod p CRT param */ member
H A Dhi_cipher_compat.h318 hi_u8 *qp; /* descript:1 / (q % p) is QP. */ member
/device/soc/rockchip/common/hardware/mpp/include/
H A Dvpu_api.h280 signed int qp; member
H A Drk_venc_cmd.h183 /* qp related change flag */
219 * - paramter quality and qp will not take effect
225 * CQP mode will work with qp in CodecCfg. But only use for test
239 * extra CQP level means special constant-qp (CQP) mode
352 /* general qp control */
358 signed int qp_max_step; /* delta qp between each two P frame */
359 signed int qp_delta_ip; /* delta qp between I and P */
360 signed int qp_delta_vi; /* delta qp between vi and P */
368 /* qp related hardware config flag */
388 signed int qp_delta_row; /* delta qp betwee
765 unsigned int qp; global() member
[all...]
/device/soc/rockchip/rk3399/hardware/mpp/include/
H A Dvpu_api.h279 RK_S32 qp; member
H A Drk_venc_cmd.h183 /* qp related change flag */
219 * - paramter quality and qp will not take effect
225 * CQP mode will work with qp in CodecCfg. But only use for test
239 * extra CQP level means special constant-qp (CQP) mode
352 /* general qp control */
358 RK_S32 qp_max_step; /* delta qp between each two P frame */
359 RK_S32 qp_delta_ip; /* delta qp between I and P */
360 RK_S32 qp_delta_vi; /* delta qp between vi and P */
369 /* qp related hardware config flag */
389 RK_S32 qp_delta_row; /* delta qp betwee
766 RK_U32 qp; global() member
[all...]
/device/soc/rockchip/rk3568/hardware/mpp/include/
H A Dvpu_api.h282 RK_S32 qp; member
H A Drk_venc_cmd.h183 /* qp related change flag */
219 * - paramter quality and qp will not take effect
225 * CQP mode will work with qp in CodecCfg. But only use for test
239 * extra CQP level means special constant-qp (CQP) mode
352 /* general qp control */
358 RK_S32 qp_max_step; /* delta qp between each two P frame */
359 RK_S32 qp_delta_ip; /* delta qp between I and P */
360 RK_S32 qp_delta_vi; /* delta qp between vi and P */
369 /* qp related hardware config flag */
389 RK_S32 qp_delta_row; /* delta qp betwee
766 RK_U32 qp; global() member
[all...]
/device/soc/rockchip/rk3588/hardware/mpp/include/
H A Dvpu_api.h282 RK_S32 qp; member
H A Drk_venc_cmd.h227 /* qp related change flag */
263 * - paramter quality and qp will not take effect
269 * CQP mode will work with qp in CodecCfg. But only use for test
283 * extra CQP level means special constant-qp (CQP) mode
396 /* general qp control */
402 RK_S32 qp_max_step; /* delta qp between each two P frame */
403 RK_S32 qp_delta_ip; /* delta qp between I and P */
404 RK_S32 qp_delta_vi; /* delta qp between vi and P */
413 /* qp related hardware config flag */
436 RK_S32 qp_delta_row; /* delta qp betwee
848 RK_U32 qp; global() member
[all...]
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/drivers/crypto/
H A Dcryp_rsa.c362 crypto_chk_err_goto(mbedtls_mpi_read_binary(&rsa->QP, key->qp, key->klen / MUL_VAL_2)); in cryp_rsa_init_key()
/device/soc/rockchip/rk3568/hardware/omx_il/component/video/enc/
H A DRkvpu_OMX_Venc.c594 vpug.qp = 20; // 20:value of vpug.qp in Rkvpu_SendInputData()

Completed in 22 milliseconds