Home
last modified time | relevance | path

Searched refs:clk_type (Results 1 - 7 of 7) sorted by relevance

/device/board/hisilicon/hispark_aries/liteos_a/board/include/hisoc/
H A Dflash.h188 unsigned int clk_reg, clk_type; in hifmc100_get_best_clock() local
202 clk_type = FMC_CLK_24M; in hifmc100_get_best_clock()
203 clk_reg = FMC_CLK_SEL(clk_type); in hifmc100_get_best_clock()
208 clk_type = GET_CLK_TYPE(clk_reg); in hifmc100_get_best_clock()
/device/board/hisilicon/hispark_taurus/liteos_a/board/include/hisoc/
H A Dflash.h188 int clk_reg, clk_type; in hifmc100_get_best_clock() local
202 clk_type = FMC_CLK_24M; in hifmc100_get_best_clock()
203 clk_reg = FMC_CLK_SEL(clk_type); in hifmc100_get_best_clock()
208 clk_type = GET_CLK_TYPE(clk_reg); in hifmc100_get_best_clock()
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/drivers/pwm/
H A Dhi_pwm.c121 hi_u32 hi_pwm_set_clock(hi_pwm_clk_source clk_type) in hi_pwm_set_clock() argument
123 if (clk_type >= PWM_CLK_MAX) { in hi_pwm_set_clock()
127 if (clk_type == PWM_CLK_160M) { in hi_pwm_set_clock()
/device/soc/hisilicon/hi3861v100/sdk_liteos/include/
H A Dhi_pwm.h120 * @param clk_type [IN] type #hi_pwm_clk_source Clock type. CNcomment:时钟类型。CNend
128 hi_u32 hi_pwm_set_clock(hi_pwm_clk_source clk_type);
/device/soc/rockchip/rk2206/hdf_driver/spi/
H A Dspi_driver.c52 uint32_t clk_type; member
168 ret = iface->GetUint32(node, "clk_type", &params->clk_type, 0); in spidrv_readdrs()
170 PRINT_ERR("%s: GetUint32(clk_type) failed\n", __func__); in spidrv_readdrs()
/device/soc/hisilicon/common/platform/wifi/hi3881v100/driver/mac/common/
H A Dmac_cfg.h379 hi_u8 clk_type; member
/device/soc/hisilicon/common/platform/wifi/hi3881v100/driver/wal/
H A Dwal_customize.c775 ((mac_cfg_pm_param*)(write_msg.auc_value))->clk_type = type; in wal_customize_init_clock()

Completed in 8 milliseconds