Home
last modified time | relevance | path

Searched refs:PCLK_UART0_PMU (Results 1 - 5 of 5) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Dpx30-cru.h198 #define PCLK_UART0_PMU 21 macro
200 #define CLKPMU_NR_CLKS (PCLK_UART0_PMU + 1)
H A Drk1808-cru.h214 #define PCLK_UART0_PMU 293 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h214 #define PCLK_UART0_PMU 293 macro
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c817 GATE(PCLK_UART0_PMU, "pclk_uart0_pmu", "pclk_pmu_pre", 0, RK1808_PMU_CLKGATE_CON(0), 7, GFLAGS),
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-px30.c732 GATE(PCLK_UART0_PMU, "pclk_uart0_pmu", "pclk_pmu_pre", 0, PX30_PMU_CLKGATE_CON(0), 7, GFLAGS),

Completed in 8 milliseconds