Searched refs:CP15DMB (Results 1 - 2 of 2) sorted by relevance
/device/board/hisilicon/hispark_aries/uboot/secureboot_release/ddr_init/include/ |
H A D | barriers.h | 29 #define CP15DMB asm volatile ("mcr p15, 0, %0, c7, c10, 5" : : "r" (0)) macro 40 #define DMB CP15DMB
|
/device/board/hisilicon/hispark_taurus/uboot/secureboot_release/ddr_init/include/ |
H A D | barriers.h | 29 #define CP15DMB asm volatile ("mcr p15, 0, %0, c7, c10, 5" : : "r" (0)) macro 40 #define DMB CP15DMB
|
Completed in 1 milliseconds