Home
last modified time | relevance | path

Searched refs:x800 (Results 1 - 25 of 100) sorted by relevance

1234

/device/soc/hisilicon/hi3861v100/sdk_liteos/third_party/lwip_sack/include/netif/
H A Difaddrs.h71 #define IFF_SIMPLEX 0x800
197 #define RTF_STATIC 0x800
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/include/
H A Dbcmsdpcm.h63 #define SMB_DATA_TRAP 0x800 /* host forcing trap */
99 #define HMB_DATA_D3EXIT 0x800 /* firmware announcing D3 exit */
H A Dsbsocram.h181 #define SOCRAM_BANKINFO_STDBY_TIMER 0x800
H A Deapol.h213 #define WPA_KEY_REQ 0x800
/device/board/hisilicon/hispark_aries/liteos_a/board/include/hisoc/
H A Dcpu.h43 #define ARM_GIC_DIST_TARGET 0x800
/device/board/hisilicon/hispark_taurus/liteos_a/board/include/hisoc/
H A Dcpu.h43 #define ARM_GIC_DIST_TARGET 0x800
/device/soc/hisilicon/hi3861v100/sdk_liteos/include/
H A Dhi_os_stat.h42 #define HI_OS_STAT_CREATE_TIMER_FAIL 0x800 /**< WorkQueue used up.CNcomment:创建定时器句柄失败 CNend */
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/os/Huawei_LiteOS/components/lib/libc/hw/include/liteos/
H A Dmtd-abi.h58 #define MTD_BIT_WRITEABLE 0x800
/device/soc/rockchip/rk3588/kernel/drivers/net/ethernet/stmicro/stmmac/
H A Dmmc.h27 #define MMC_XGMAC_OFFSET 0x800
/device/soc/rockchip/rk3588/kernel/include/linux/phy/
H A Dphy-rockchip-usbdp.h61 #define TRSV_ANA_TX_CLK_OFFSET_N(n) (0x854 + (n) * 0x800) /* trsv_reg0215 */
/device/soc/rockchip/rk3588/kernel/drivers/soc/rockchip/
H A Dclk.h286 #define RK3588_CLKGATE_CON(x) ((x) * 0x4 + 0x800)
298 #define RK3588_PHP_CLKGATE_CON(x) ((x) * 0x4 + RK3588_PHP_CRU_BASE + 0x800)
303 #define RK3588_PMU_CLKGATE_CON(x) ((x) * 0x4 + RK3588_PMU_CRU_BASE + 0x800)
308 #define RK3588_BIGCORE0_CLKGATE_CON(x) ((x) * 0x4 + RK3588_BIGCORE0_CRU_BASE + 0x800)
312 #define RK3588_BIGCORE1_CLKGATE_CON(x) ((x) * 0x4 + RK3588_BIGCORE1_CRU_BASE + 0x800)
316 #define RK3588_DSU_CLKGATE_CON(x) ((x) * 0x4 + RK3588_DSU_CRU_BASE + 0x800)
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk.h286 #define RK3588_CLKGATE_CON(x) ((x) * 0x4 + 0x800)
298 #define RK3588_PHP_CLKGATE_CON(x) ((x) * 0x4 + RK3588_PHP_CRU_BASE + 0x800)
303 #define RK3588_PMU_CLKGATE_CON(x) ((x) * 0x4 + RK3588_PMU_CRU_BASE + 0x800)
308 #define RK3588_BIGCORE0_CLKGATE_CON(x) ((x) * 0x4 + RK3588_BIGCORE0_CRU_BASE + 0x800)
312 #define RK3588_BIGCORE1_CLKGATE_CON(x) ((x) * 0x4 + RK3588_BIGCORE1_CRU_BASE + 0x800)
316 #define RK3588_DSU_CLKGATE_CON(x) ((x) * 0x4 + RK3588_DSU_CRU_BASE + 0x800)
/device/soc/hisilicon/common/platform/i2c/
H A Di2c_hi35xx.h108 #define I2C_WAIT_TIMEOUT 0x800
/device/soc/hisilicon/hi3861v100/sdk_liteos/third_party/lwip_sack/include/lwip/prot/
H A Ddns.h84 #define DNS_RRCLASS_FLUSH 0x800 /* Flush bit */
/device/soc/rockchip/rk3568/hardware/omx_il/include/khronos/
H A DVideoExt.h121 OMX_VIDEO_VP9Level6 = 0x800,
/device/soc/hisilicon/common/platform/wifi/hi3881v100/driver/oal/
H A Dplat_board_adapt.h50 #define REG_PAD_CTRL_BASE (g_io_mux_base + 0x800)
/device/soc/hisilicon/common/platform/dmac/
H A Ddmac_hi35xx.h94 #define HIDMAC_CX_LLI_OFFSET_L(x) (0x800 + (x) * 0x40)
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/os/Huawei_LiteOS/components/lib/libc/musl/include/net/
H A Dif.h161 #define IFF_SLAVE 0x800
/device/soc/hisilicon/hi3861v100/sdk_liteos/app/demo/src/
H A Dapp_demo_flash.c104 attr.stack_size = 0x800; /* 800 */ in cmd_test_flash()
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/os/Huawei_LiteOS/components/lib/libc/musl/include/sys/
H A Dfanotify.h52 #define FAN_MOVE_SELF 0x800
H A Dmtio.h178 #define MT_ST_SCSI2LOGICAL 0x800
/device/soc/hisilicon/hi3861v100/sdk_liteos/boot/commonboot/
H A Dhi3861_platform.h66 #define GLB_CTL_CALI_32K_TCXO_CTL_REG (GLB_CTL_BASE + 0x800)
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/os/Huawei_LiteOS/components/lib/libc/musl/include/
H A Dfcntl.h226 #define AT_NO_AUTOMOUNT 0x800
/device/soc/rockchip/common/vendor/drivers/rockchip/
H A Drockchip-cpuinfo.c172 #define RK3308_GRF_CHIP_ID 0x800 in rk3308_init()
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/gpu/backend/
H A Dmali_kbase_gpu_regmap_jm.h126 #define JOB_SLOT0 0x800 /* Configuration registers for job slot 0 */

Completed in 16 milliseconds

1234