Home
last modified time | relevance | path

Searched refs:x400 (Results 251 - 275 of 3099) sorted by relevance

1...<<11121314151617181920>>...124

/kernel/linux/linux-6.6/tools/include/linux/
H A Dpoison.h43 #define TAIL_MAPPING ((void *) 0x400 + POISON_POINTER_DELTA)
/kernel/linux/linux-6.6/sound/soc/sof/imx/
H A Dimx-common.h8 #define EXCEPT_MAX_HDR_SIZE 0x400
/kernel/linux/patches/linux-5.10/prebuilts/usr/include/linux/
H A Dcycx_cfm.h26 #define CFM_LOAD_BUFSZ 0x400
/kernel/linux/patches/linux-4.19/prebuilts/usr/include/linux/
H A Dcycx_cfm.h13 #define CFM_LOAD_BUFSZ 0x400
/third_party/icu/icu4j/main/classes/core/src/com/ibm/icu/impl/number/
H A DAffixPatternProvider.java10 public static final int PADDING = 0x400;
/third_party/icu/ohos_icu4j/src/main/java/ohos/global/icu/impl/number/
H A DAffixPatternProvider.java17 public static final int PADDING = 0x400;
/third_party/musl/porting/liteos_a/kernel/src/math/
H A Dmodf.c12 if (e == 0x400 && u.i<<12 != 0) /* nan */ in modf()
/third_party/musl/porting/uniproton/kernel/include/
H A Dpoll.h25 #define POLLMSG 0x400
/third_party/musl/porting/liteos_m_iccarm/kernel/include/
H A Dpoll.h25 #define POLLMSG 0x400
/third_party/musl/porting/linux/user/include/
H A Dpoll.h25 #define POLLMSG 0x400
/third_party/musl/porting/liteos_m/kernel/include/
H A Dpoll.h25 #define POLLMSG 0x400
/third_party/musl/src/math/
H A Dmodf.c12 if (e == 0x400 && u.i<<12 != 0) /* nan */ in modf()
/third_party/mesa3d/src/gallium/auxiliary/util/
H A Du_dirty_flags.h18 #define U_NEW_BLEND 0x400
/third_party/rust/crates/rust-openssl/openssl-sys/src/
H A Dpkcs7.rs13 pub const PKCS7_NOOLDMIMETYPE: c_int = 0x400;
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_sh_mask.h257 #define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_MASK 0x400
551 #define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_STATUS_MASK 0x400
575 #define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_STATUS_MASK 0x400
1261 #define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL2_MASK 0x400
1317 #define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_ACK_MASK 0x400
1511 #define DCCG_GATE_DISABLE_CNTL__SYMCLKC_GATE_DISABLE_MASK 0x400
2103 #define PLL_CNTL__PLL_CAL_BYPASS_REFDIV_MASK 0x400
2549 #define DCI_CLK_CNTL__DISPCLK_R_VGA_GATE_DIS_MASK 0x400
2597 #define DCCG_VPCLK_CNTL__DMIF2_LIGHT_SLEEP_DIS_MASK 0x400
2655 #define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x400
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_sh_mask.h257 #define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_MASK 0x400
551 #define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_STATUS_MASK 0x400
575 #define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_STATUS_MASK 0x400
1261 #define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL2_MASK 0x400
1317 #define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_ACK_MASK 0x400
1511 #define DCCG_GATE_DISABLE_CNTL__SYMCLKC_GATE_DISABLE_MASK 0x400
2103 #define PLL_CNTL__PLL_CAL_BYPASS_REFDIV_MASK 0x400
2549 #define DCI_CLK_CNTL__DISPCLK_R_VGA_GATE_DIS_MASK 0x400
2597 #define DCCG_VPCLK_CNTL__DMIF2_LIGHT_SLEEP_DIS_MASK 0x400
2655 #define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x400
[all...]
/kernel/linux/linux-5.10/arch/mips/include/asm/netlogic/xlp-hal/
H A Dcpucontrol.h76 #define MMU_SETUP 0x400
/kernel/linux/linux-5.10/arch/mips/include/uapi/asm/
H A Dtermios.h75 #define TIOCM_DSR 0x400 /* data set ready */
/kernel/linux/linux-5.10/arch/powerpc/sysdev/
H A Ddart.h29 #define DART_CNTL_U3_FLUSHTLB 0x400
/kernel/linux/linux-6.6/arch/mips/include/uapi/asm/
H A Dtermios.h75 #define TIOCM_DSR 0x400 /* data set ready */
/kernel/linux/linux-6.6/arch/powerpc/sysdev/
H A Ddart.h29 #define DART_CNTL_U3_FLUSHTLB 0x400
/kernel/linux/linux-5.10/drivers/scsi/aic7xxx/
H A Dcam.h93 AC_INQ_CHANGED = 0x400,/* Inquiry info might have changed */
/kernel/linux/linux-5.10/sound/soc/codecs/
H A Dwm8400.h17 #define WM8400_MCLK_DIV_1 0x400
/kernel/linux/linux-5.10/include/uapi/linux/
H A Dif_addr.h56 #define IFA_F_MCAUTOJOIN 0x400
/kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi2/asic_reg/
H A Ddcore0_sync_mngr_objs_masks.h77 #define DCORE0_SYNC_MNGR_OBJS_MON_STATUS_PRIV_MASK 0x400

Completed in 114 milliseconds

1...<<11121314151617181920>>...124