Home
last modified time | relevance | path

Searched refs:x200 (Results 576 - 600 of 3704) sorted by relevance

1...<<21222324252627282930>>...149

/third_party/skia/third_party/externals/spirv-headers/include/spirv/unified1/
H A DNonSemanticShaderDebugInfo100.h102 NonSemanticShaderDebugInfo100FlagStaticMember = 0x200,
H A DOpenCLDebugInfo100.h95 OpenCLDebugInfo100FlagStaticMember = 0x200,
/third_party/skia/third_party/externals/swiftshader/third_party/SPIRV-Headers/include/spirv/unified1/
H A DDebugInfo.h92 DebugInfoFlagStaticMember = 0x200,
H A DNonSemanticShaderDebugInfo100.h102 NonSemanticShaderDebugInfo100FlagStaticMember = 0x200,
H A DOpenCLDebugInfo100.h95 OpenCLDebugInfo100FlagStaticMember = 0x200,
/third_party/spirv-headers/include/spirv/unified1/
H A DDebugInfo.h92 DebugInfoFlagStaticMember = 0x200,
H A DNonSemanticShaderDebugInfo100.h102 NonSemanticShaderDebugInfo100FlagStaticMember = 0x200,
H A DOpenCLDebugInfo100.h95 OpenCLDebugInfo100FlagStaticMember = 0x200,
/third_party/python/Include/
H A Dpybuffer.h135 #define PyBUF_WRITE 0x200
/third_party/zlib/contrib/dotzlib/DotZLib/
H A DDotZLib.cs258 public bool UsesAssemblyCode { get { return 0 != (_flags & 0x200); } }
/kernel/linux/linux-5.10/arch/x86/boot/tools/
H A Dbuild.c200 u32 setup_offset = 0x200; in update_pecoff_setup_and_reloc()
285 startup_64 = 0x200; in efi_stub_defaults()
295 addr = efi64_stub_entry - 0x200; in efi_stub_entry_update()
/kernel/linux/linux-5.10/drivers/net/ethernet/freescale/
H A Dfec.h87 #define RMON_T_DROP 0x200 /* Count of frames not cntd correctly */
321 #define IDLE_SLOPE_1 0x200 /* BW fraction: 0.5 */
322 #define IDLE_SLOPE_2 0x200 /* BW fraction: 0.5 */
/kernel/linux/linux-5.10/drivers/watchdog/
H A Docteon-wdt-main.c314 hwirq = WD_BLOCK_NUMBER << 12 | 0x200 | coreid; in octeon_wdt_cpu_to_irq()
368 hwirq = WD_BLOCK_NUMBER << 12 | 0x200 | core; in octeon_wdt_cpu_online()
531 divisor = 0x200; in octeon_wdt_init()
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dgpfifogk104.c277 1, fifo->user.bar->addr, 0x200, in gk104_fifo_gpfifo_new_()
298 usermem = chan->base.chid * 0x200; in gk104_fifo_gpfifo_new_()
302 for (i = 0; i < 0x200; i += 4) in gk104_fifo_gpfifo_new_()
/kernel/linux/linux-6.6/drivers/net/ethernet/freescale/
H A Dfec.h94 #define RMON_T_DROP 0x200 /* Count of frames not cntd correctly */
330 #define IDLE_SLOPE_1 0x200 /* BW fraction: 0.5 */
331 #define IDLE_SLOPE_2 0x200 /* BW fraction: 0.5 */
/kernel/linux/linux-6.6/drivers/watchdog/
H A Docteon-wdt-main.c317 hwirq = WD_BLOCK_NUMBER << 12 | 0x200 | coreid; in octeon_wdt_cpu_to_irq()
371 hwirq = WD_BLOCK_NUMBER << 12 | 0x200 | core; in octeon_wdt_cpu_online()
534 divisor = 0x200; in octeon_wdt_init()
/third_party/mesa3d/src/gallium/drivers/nouveau/nv50/
H A Dnv98_video.c252 BEGIN_NV04(push[0], SUBC_BSP(0x200), 2); in nv98_create_decoder()
256 BEGIN_NV04(push[1], SUBC_VP(0x200), 2); in nv98_create_decoder()
260 BEGIN_NV04(push[2], SUBC_PPP(0x200), 2); in nv98_create_decoder()
/third_party/mesa3d/src/gallium/drivers/nouveau/nvc0/
H A Dnvc0_video.c276 BEGIN_NVC0(push[0], SUBC_BSP(0x200), 2); in nvc0_create_decoder()
280 BEGIN_NVC0(push[1], SUBC_VP(0x200), 2); in nvc0_create_decoder()
284 BEGIN_NVC0(push[2], SUBC_PPP(0x200), 2); in nvc0_create_decoder()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_7_1_sh_mask.h65 #define MC_ARB_AGE_CNTL__RESET_WR_GROUP1_MASK 0x200
95 #define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_WR_MASK 0x200
135 #define MC_ARB_GECC2_STATUS__UNCORR_CLEAR0_MASK 0x200
183 #define MC_ARB_GECC2_MISC__WR_EDC_MASK_REPLAY_MASK 0x200
281 #define MC_ARB_WCDR_2__DEBUG_0_MASK 0x200
311 #define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTRD_MASK 0x200
391 #define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7_MASK 0x200
469 #define MC_ARB_RAMCFG__RSV_1_MASK 0x200
509 #define MC_ARB_SQM_CNTL__SQM_RDY16_MASK 0x200
555 #define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP6_MASK 0x200
[all...]
H A Dgmc_7_0_sh_mask.h57 #define MC_ARB_AGE_CNTL__RESET_WR_GROUP1_MASK 0x200
107 #define MC_ARB_GECC2_STATUS__UNCORR_CLEAR0_MASK 0x200
229 #define MC_ARB_WCDR_2__DEBUG_0_MASK 0x200
259 #define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTRD_MASK 0x200
339 #define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7_MASK 0x200
417 #define MC_ARB_RAMCFG__RSV_1_MASK 0x200
457 #define MC_ARB_SQM_CNTL__SQM_RDY16_MASK 0x200
503 #define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP6_MASK 0x200
529 #define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP6_MASK 0x200
775 #define MC_ARB_GDEC_RD_CNTL__USE_RSNO_MASK 0x200
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_7_1_sh_mask.h65 #define MC_ARB_AGE_CNTL__RESET_WR_GROUP1_MASK 0x200
95 #define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_WR_MASK 0x200
135 #define MC_ARB_GECC2_STATUS__UNCORR_CLEAR0_MASK 0x200
183 #define MC_ARB_GECC2_MISC__WR_EDC_MASK_REPLAY_MASK 0x200
281 #define MC_ARB_WCDR_2__DEBUG_0_MASK 0x200
311 #define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTRD_MASK 0x200
391 #define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7_MASK 0x200
469 #define MC_ARB_RAMCFG__RSV_1_MASK 0x200
509 #define MC_ARB_SQM_CNTL__SQM_RDY16_MASK 0x200
555 #define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP6_MASK 0x200
[all...]
H A Dgmc_7_0_sh_mask.h57 #define MC_ARB_AGE_CNTL__RESET_WR_GROUP1_MASK 0x200
107 #define MC_ARB_GECC2_STATUS__UNCORR_CLEAR0_MASK 0x200
229 #define MC_ARB_WCDR_2__DEBUG_0_MASK 0x200
259 #define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTRD_MASK 0x200
339 #define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7_MASK 0x200
417 #define MC_ARB_RAMCFG__RSV_1_MASK 0x200
457 #define MC_ARB_SQM_CNTL__SQM_RDY16_MASK 0x200
503 #define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP6_MASK 0x200
529 #define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP6_MASK 0x200
775 #define MC_ARB_GDEC_RD_CNTL__USE_RSNO_MASK 0x200
[all...]
/kernel/linux/linux-5.10/arch/arm/mach-integrator/
H A Dhardware.h89 #define INTEGRATOR_HDR_SPDTOP_OFFSET 0x200
336 #define INTEGRATOR_TIMER2_BASE (INTEGRATOR_CT_BASE + 0x200)
/kernel/linux/linux-6.6/arch/microblaze/kernel/
H A Dhead.S241 ori r30, r0, 0x200
271 ori r30, r0, 0x200
/kernel/linux/linux-6.6/arch/arm/mach-versatile/
H A Dintegrator-hardware.h84 #define INTEGRATOR_HDR_SPDTOP_OFFSET 0x200
331 #define INTEGRATOR_TIMER2_BASE (INTEGRATOR_CT_BASE + 0x200)

Completed in 197 milliseconds

1...<<21222324252627282930>>...149