Home
last modified time | relevance | path

Searched refs:x1d (Results 826 - 850 of 2581) sorted by relevance

1...<<31323334353637383940>>...104

/third_party/musl/porting/liteos_m_iccarm/kernel/include/scsi/
H A Dscsi.h26 #define SEND_DIAGNOSTIC 0x1d
/third_party/musl/porting/liteos_m/kernel/include/scsi/
H A Dscsi.h26 #define SEND_DIAGNOSTIC 0x1d
/third_party/musl/porting/uniproton/kernel/include/scsi/
H A Dscsi.h26 #define SEND_DIAGNOSTIC 0x1d
/third_party/musl/include/scsi/
H A Dscsi.h26 #define SEND_DIAGNOSTIC 0x1d
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_sh_mask.h597 #define VGA_MAIN_CONTROL__VGA_EXTERNAL_DAC_SENSE__SHIFT 0x1d
832 #define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE__SHIFT 0x1d
886 #define DCCG_GATE_DISABLE_CNTL__BYTECLK_GATE_DISABLE__SHIFT 0x1d
958 #define DCCG_GATE_DISABLE_CNTL2__PHYFSYMCLK_GATE_DISABLE__SHIFT 0x1d
1303 #define DCCG_VSYNC_CNT_CTRL__DCCG_VSYNC_OTG5_VSYNC_TRIG_SEL__SHIFT 0x1d
1432 #define DC_PERFMON0_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
1449 #define DC_PERFMON0_PERFCOUNTER_CNTL2__PERFCOUNTER_CNTL2_SEL__SHIFT 0x1d
1492 #define DC_PERFMON0_PERFMON_CNTL__PERFMON_CNTOFF_INT_EN__SHIFT 0x1d
1550 #define DC_PERFMON0_PERFMON_HI__PERFMON_READ_SEL__SHIFT 0x1d
1570 #define DC_PERFMON1_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
[all...]
H A Ddcn_2_0_0_sh_mask.h199 #define VGA_MAIN_CONTROL__VGA_EXTERNAL_DAC_SENSE__SHIFT 0x1d
562 #define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE__SHIFT 0x1d
617 #define DCCG_GATE_DISABLE_CNTL__BYTECLK_GATE_DISABLE__SHIFT 0x1d
1108 #define DCCG_VSYNC_CNT_CTRL__DCCG_VSYNC_OTG5_VSYNC_TRIG_SEL__SHIFT 0x1d
1228 #define DC_PERFMON0_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
1245 #define DC_PERFMON0_PERFCOUNTER_CNTL2__PERFCOUNTER_CNTL2_SEL__SHIFT 0x1d
1288 #define DC_PERFMON0_PERFMON_CNTL__PERFMON_CNTOFF_INT_EN__SHIFT 0x1d
1346 #define DC_PERFMON0_PERFMON_HI__PERFMON_READ_SEL__SHIFT 0x1d
1366 #define DC_PERFMON1_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
1383 #define DC_PERFMON1_PERFCOUNTER_CNTL2__PERFCOUNTER_CNTL2_SEL__SHIFT 0x1d
[all...]
H A Ddcn_3_0_0_sh_mask.h180 #define VGA_MAIN_CONTROL__VGA_EXTERNAL_DAC_SENSE__SHIFT 0x1d
543 #define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE__SHIFT 0x1d
597 #define DCCG_GATE_DISABLE_CNTL__BYTECLK_GATE_DISABLE__SHIFT 0x1d
663 #define DCCG_GATE_DISABLE_CNTL2__PHYFSYMCLK_GATE_DISABLE__SHIFT 0x1d
1091 #define DCCG_VSYNC_CNT_CTRL__DCCG_VSYNC_OTG5_VSYNC_TRIG_SEL__SHIFT 0x1d
1230 #define DC_PERFMON0_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
1247 #define DC_PERFMON0_PERFCOUNTER_CNTL2__PERFCOUNTER_CNTL2_SEL__SHIFT 0x1d
1290 #define DC_PERFMON0_PERFMON_CNTL__PERFMON_CNTOFF_INT_EN__SHIFT 0x1d
1348 #define DC_PERFMON0_PERFMON_HI__PERFMON_READ_SEL__SHIFT 0x1d
1367 #define DC_PERFMON1_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_sh_mask.h38 #define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT 0x1d
52 #define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT 0x1d
66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d
80 #define DCFEV0_PG_STATUS__DCFEV0_REQUESTED_PWR_STATE__SHIFT 0x1d
174 #define DCPG_INTERRUPT_CONTROL__DSI_POWER_UP_INT_CLEAR__SHIFT 0x1d
300 #define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT 0x1d
350 #define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT 0x1d
654 #define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT 0x1d
804 #define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_TYPE__SHIFT 0x1d
1202 #define DAC_FIFO_STATUS__DAC_FIFO_CALIBRATED__SHIFT 0x1d
[all...]
H A Ddce_11_2_sh_mask.h38 #define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT 0x1d
52 #define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT 0x1d
66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d
80 #define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE__SHIFT 0x1d
94 #define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE__SHIFT 0x1d
108 #define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE__SHIFT 0x1d
206 #define DCPG_INTERRUPT_CONTROL__DSI_POWER_UP_INT_CLEAR__SHIFT 0x1d
340 #define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT 0x1d
390 #define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT 0x1d
694 #define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT 0x1d
[all...]
H A Ddce_10_0_enum.h447 DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_VSYNC_NOM = 0x1d,
736 DBG_CLIENT_BLKID_sx20 = 0x1d,
896 DBG_BLOCK_ID_UVDM = 0x1d,
1130 DBG_BLOCK_ID_UNUSED8_BY2 = 0x1d,
1248 DBG_BLOCK_ID_TCP20_BY4 = 0x1d,
1458 FMT_24_8_FLOAT = 0x1d,
1542 IMG_DATA_FORMAT_RESERVED_29 = 0x1d,
H A Ddce_10_0_sh_mask.h38 #define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT 0x1d
52 #define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT 0x1d
66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d
80 #define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE__SHIFT 0x1d
94 #define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE__SHIFT 0x1d
108 #define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE__SHIFT 0x1d
232 #define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT 0x1d
282 #define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT 0x1d
458 #define DCFE_MEM_PWR_CTRL__LB2_MEM_PWR_DIS__SHIFT 0x1d
692 #define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT 0x1d
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_sh_mask.h38 #define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT 0x1d
52 #define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT 0x1d
66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d
80 #define DCFEV0_PG_STATUS__DCFEV0_REQUESTED_PWR_STATE__SHIFT 0x1d
174 #define DCPG_INTERRUPT_CONTROL__DSI_POWER_UP_INT_CLEAR__SHIFT 0x1d
300 #define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT 0x1d
350 #define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT 0x1d
654 #define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT 0x1d
804 #define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_TYPE__SHIFT 0x1d
1202 #define DAC_FIFO_STATUS__DAC_FIFO_CALIBRATED__SHIFT 0x1d
[all...]
H A Ddce_11_2_sh_mask.h38 #define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT 0x1d
52 #define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT 0x1d
66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d
80 #define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE__SHIFT 0x1d
94 #define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE__SHIFT 0x1d
108 #define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE__SHIFT 0x1d
206 #define DCPG_INTERRUPT_CONTROL__DSI_POWER_UP_INT_CLEAR__SHIFT 0x1d
340 #define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT 0x1d
390 #define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT 0x1d
694 #define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT 0x1d
[all...]
H A Ddce_10_0_enum.h447 DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_VSYNC_NOM = 0x1d,
736 DBG_CLIENT_BLKID_sx20 = 0x1d,
896 DBG_BLOCK_ID_UVDM = 0x1d,
1130 DBG_BLOCK_ID_UNUSED8_BY2 = 0x1d,
1248 DBG_BLOCK_ID_TCP20_BY4 = 0x1d,
1458 FMT_24_8_FLOAT = 0x1d,
1542 IMG_DATA_FORMAT_RESERVED_29 = 0x1d,
H A Ddce_10_0_sh_mask.h38 #define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT 0x1d
52 #define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT 0x1d
66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d
80 #define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE__SHIFT 0x1d
94 #define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE__SHIFT 0x1d
108 #define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE__SHIFT 0x1d
232 #define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT 0x1d
282 #define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT 0x1d
458 #define DCFE_MEM_PWR_CTRL__LB2_MEM_PWR_DIS__SHIFT 0x1d
692 #define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT 0x1d
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_0_sh_mask.h179 #define VGA_MAIN_CONTROL__VGA_EXTERNAL_DAC_SENSE__SHIFT 0x1d
542 #define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE__SHIFT 0x1d
596 #define DCCG_GATE_DISABLE_CNTL__BYTECLK_GATE_DISABLE__SHIFT 0x1d
662 #define DCCG_GATE_DISABLE_CNTL2__PHYFSYMCLK_GATE_DISABLE__SHIFT 0x1d
1090 #define DCCG_VSYNC_CNT_CTRL__DCCG_VSYNC_OTG5_VSYNC_TRIG_SEL__SHIFT 0x1d
1229 #define DC_PERFMON0_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
1246 #define DC_PERFMON0_PERFCOUNTER_CNTL2__PERFCOUNTER_CNTL2_SEL__SHIFT 0x1d
1289 #define DC_PERFMON0_PERFMON_CNTL__PERFMON_CNTOFF_INT_EN__SHIFT 0x1d
1347 #define DC_PERFMON0_PERFMON_HI__PERFMON_READ_SEL__SHIFT 0x1d
1366 #define DC_PERFMON1_PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
[all...]
/third_party/libwebsockets/minimal-examples/api-tests/api-test-lecp/
H A Dmain.c398 0x2e, 0xcf, 0xd9, 0xab, 0x1d,
446 0xab, 0x1d, 0xd2, 0x58, 0x67,
479 0x1d, 0xd2, 0x58, 0x67, 0x37,
518 0x1d, 0xbb, 0xeb, 0x02, 0x02,
527 0xd9, 0xab, 0x1d, 0xd2, 0x58,
545 0xcf, 0xd9, 0xab, 0x1d, 0xd2,
563 0x1d, 0x2f, 0x1f, 0x8a, 0x80,
624 0x94, 0xd3, 0xcc, 0xf7, 0x1d,
702 0x94, 0xd3, 0xcc, 0xf7, 0x1d,
780 0xd3, 0xcc, 0xf7, 0x1d,
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/panel/
H A Dpanel-novatek-nt36523.c273 mipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1d, 0x09); in elish_boe_init_sequence()
308 mipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1d, 0x09); in elish_csot_init_sequence()
570 mipi_dsi_dcs_write_seq(dsi, 0x04, 0x1d); in j606f_boe_init_sequence()
571 mipi_dsi_dcs_write_seq(dsi, 0x05, 0x1d); in j606f_boe_init_sequence()
592 mipi_dsi_dcs_write_seq(dsi, 0x1a, 0x1d); in j606f_boe_init_sequence()
593 mipi_dsi_dcs_write_seq(dsi, 0x1b, 0x1d); in j606f_boe_init_sequence()
595 mipi_dsi_dcs_write_seq(dsi, 0x1d, 0x04); in j606f_boe_init_sequence()
740 mipi_dsi_dcs_write_seq(dsi, 0x1d, 0x00); in j606f_boe_init_sequence()
779 mipi_dsi_dcs_write_seq(dsi, 0x61, 0x1d); in j606f_boe_init_sequence()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_sh_mask.h5780 #define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1__VF14_RCV_VALID__SHIFT 0x1d
[all...]
/third_party/wpa_supplicant/wpa_supplicant-2.9/src/crypto/
H A Dcrypto_module_tests.c35 0x18, 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f, in test_siv()
176 { 0xbb, 0x1d, 0x69, 0x29, 0xe9, 0x59, 0x37, 0x28,
375 0x18, 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f }, in test_cbc()
756 "\xd4\x1d\x8c\xd9\x8f\x00\xb2\x04" in test_md5()
1038 0x3e, 0x7b, 0xab, 0xb2, 0x06, 0xd6, 0x1d, 0xe7,
1142 0xcd, 0x1e, 0xd9, 0x2a, 0xce, 0x1d, 0x41, 0xf0,
1312 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f, 0x20
1329 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f, 0x20
1347 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f, 0x20
1391 0x88, 0x1d,
[all...]
/kernel/linux/linux-5.10/lib/crypto/
H A Dcurve25519-selftest.c19 0xb1, 0x77, 0xfb, 0xa5, 0x1d, 0xb9, 0x2c, 0x2a },
111 0x42, 0x2b, 0x4e, 0xae, 0x8d, 0x1d, 0x43, 0x23 },
132 0xde, 0xab, 0xaa, 0xf2, 0xe1, 0x1d, 0xca, 0x66,
219 .result = { 0x2c, 0x4f, 0xe1, 0x1d, 0x49, 0x0a, 0x53, 0x86,
286 0xf3, 0x46, 0xc2, 0xe1, 0x06, 0xd2, 0x1d, 0x60 },
325 0xde, 0xc2, 0x35, 0x32, 0x32, 0x1d, 0x2d, 0x8e,
339 .private = { 0xc0, 0x1d, 0x13, 0x05, 0xa1, 0x33, 0x8a, 0x1f,
348 0x3c, 0x22, 0xab, 0x1d, 0xae, 0xff, 0x80, 0xa5,
534 0xeb, 0x5b, 0xca, 0x24, 0x1c, 0x1d, 0x9f, 0x8f },
645 0x49, 0x7a, 0x1d,
[all...]
/kernel/linux/linux-6.6/lib/crypto/
H A Dcurve25519-selftest.c19 0xb1, 0x77, 0xfb, 0xa5, 0x1d, 0xb9, 0x2c, 0x2a },
111 0x42, 0x2b, 0x4e, 0xae, 0x8d, 0x1d, 0x43, 0x23 },
132 0xde, 0xab, 0xaa, 0xf2, 0xe1, 0x1d, 0xca, 0x66,
219 .result = { 0x2c, 0x4f, 0xe1, 0x1d, 0x49, 0x0a, 0x53, 0x86,
286 0xf3, 0x46, 0xc2, 0xe1, 0x06, 0xd2, 0x1d, 0x60 },
325 0xde, 0xc2, 0x35, 0x32, 0x32, 0x1d, 0x2d, 0x8e,
339 .private = { 0xc0, 0x1d, 0x13, 0x05, 0xa1, 0x33, 0x8a, 0x1f,
348 0x3c, 0x22, 0xab, 0x1d, 0xae, 0xff, 0x80, 0xa5,
534 0xeb, 0x5b, 0xca, 0x24, 0x1c, 0x1d, 0x9f, 0x8f },
645 0x49, 0x7a, 0x1d,
[all...]
/third_party/vixl/test/aarch32/traces/
H A Dassembler-cond-rdlow-rnlow-operand-immediate-imm8-in-it-block-add-t32.h107 0x98, 0xbf, 0x1d, 0x31 // It ls; add ls r1 r1 29
131 0x08, 0xbf, 0x00, 0x1d // It eq; add eq r0 r0 4
491 0x68, 0xbf, 0xd2, 0x1d // It vs; add vs r2 r2 7
692 0x18, 0xbf, 0x9b, 0x1d // It ne; add ne r3 r3 6
767 0x78, 0xbf, 0x3f, 0x1d // It vc; add vc r7 r7 4
806 0x28, 0xbf, 0xf6, 0x1d // It cs; add cs r6 r6 7
1022 0x58, 0xbf, 0x1d, 0x34 // It pl; add pl r4 r4 29
1271 0x38, 0xbf, 0x24, 0x1d // It cc; add cc r4 r4 4
1388 0x98, 0xbf, 0x76, 0x1d // It ls; add ls r6 r6 5
1421 0x28, 0xbf, 0xdb, 0x1d // I
[all...]
/kernel/linux/linux-5.10/sound/pci/hda/
H A Dpatch_realtek.c702 nid = 0x1d; in alc_auto_parse_customize_define()
799 nid = 0x1d; in alc_subsystem_id()
1233 static const hda_nid_t alc880_ignore[] = { 0x1d, 0 }; in alc880_parse_auto_config()
1362 { 0x1d, 0x411111f0 }, /* N/A */
1382 { 0x1d, 0x411111f0 }, /* N/A */
1423 { 0x1d, 0x411111f0 }, /* N/A */
1441 { 0x1d, 0x411111f0 }, /* N/A */
1460 { 0x1d, 0x411111f0 }, /* N/A */
1496 { 0x1d, 0x411111f0 }, /* N/A */
1532 { 0x1d,
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Dsi_dpm.c98 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
99 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
381 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
382 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
645 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
646 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
710 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
711 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
775 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
776 { 0x1d,
[all...]

Completed in 1790 milliseconds

1...<<31323334353637383940>>...104