Home
last modified time | relevance | path

Searched refs:x1d (Results 101 - 125 of 2581) sorted by relevance

12345678910>>...104

/third_party/vixl/test/aarch32/traces/
H A Dassembler-cond-rd-rn-rm-sasx-a32.h89 0x35, 0x0f, 0x1d, 0x86 // sasx hi r0 r13 r5
95 0x3b, 0x4f, 0x1d, 0xa6 // sasx ge r4 r13 r11
194 0x39, 0x1f, 0x1d, 0xe6 // sasx al r1 r13 r9
215 0x33, 0x5f, 0x1d, 0x86 // sasx hi r5 r13 r3
239 0x38, 0x0f, 0x1d, 0x46 // sasx mi r0 r13 r8
242 0x33, 0x2f, 0x1d, 0xb6 // sasx lt r2 r13 r3
251 0x3c, 0x4f, 0x1d, 0xb6 // sasx lt r4 r13 r12
293 0x31, 0x7f, 0x1d, 0x86 // sasx hi r7 r13 r1
359 0x3a, 0x2f, 0x1d, 0x86 // sasx hi r2 r13 r10
398 0x30, 0xcf, 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-shadd16-a32.h83 0x1d, 0xdf, 0x31, 0xa6 // shadd16 ge r13 r1 r13
119 0x1d, 0x2f, 0x30, 0x36 // shadd16 cc r2 r0 r13
125 0x1d, 0xef, 0x3b, 0x26 // shadd16 cs r14 r11 r13
191 0x1d, 0x2f, 0x3e, 0x66 // shadd16 vs r2 r14 r13
197 0x1d, 0x3f, 0x39, 0x06 // shadd16 eq r3 r9 r13
200 0x1d, 0xaf, 0x33, 0xa6 // shadd16 ge r10 r3 r13
230 0x1d, 0xbf, 0x30, 0x06 // shadd16 eq r11 r0 r13
236 0x1d, 0xdf, 0x35, 0x26 // shadd16 cs r13 r5 r13
260 0x1d, 0xaf, 0x36, 0x86 // shadd16 hi r10 r6 r13
341 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-smmul-a32.h89 0x1d, 0xf5, 0x50, 0x87 // smmul hi r0 r13 r5
95 0x1d, 0xfb, 0x54, 0xa7 // smmul ge r4 r13 r11
194 0x1d, 0xf9, 0x51, 0xe7 // smmul al r1 r13 r9
215 0x1d, 0xf3, 0x55, 0x87 // smmul hi r5 r13 r3
239 0x1d, 0xf8, 0x50, 0x47 // smmul mi r0 r13 r8
242 0x1d, 0xf3, 0x52, 0xb7 // smmul lt r2 r13 r3
251 0x1d, 0xfc, 0x54, 0xb7 // smmul lt r4 r13 r12
293 0x1d, 0xf1, 0x57, 0x87 // smmul hi r7 r13 r1
359 0x1d, 0xfa, 0x52, 0x87 // smmul hi r2 r13 r10
398 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-smuad-a32.h89 0x1d, 0xf5, 0x00, 0x87 // smuad hi r0 r13 r5
95 0x1d, 0xfb, 0x04, 0xa7 // smuad ge r4 r13 r11
194 0x1d, 0xf9, 0x01, 0xe7 // smuad al r1 r13 r9
215 0x1d, 0xf3, 0x05, 0x87 // smuad hi r5 r13 r3
239 0x1d, 0xf8, 0x00, 0x47 // smuad mi r0 r13 r8
242 0x1d, 0xf3, 0x02, 0xb7 // smuad lt r2 r13 r3
251 0x1d, 0xfc, 0x04, 0xb7 // smuad lt r4 r13 r12
293 0x1d, 0xf1, 0x07, 0x87 // smuad hi r7 r13 r1
359 0x1d, 0xfa, 0x02, 0x87 // smuad hi r2 r13 r10
398 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-ssax-a32.h89 0x55, 0x0f, 0x1d, 0x86 // ssax hi r0 r13 r5
95 0x5b, 0x4f, 0x1d, 0xa6 // ssax ge r4 r13 r11
194 0x59, 0x1f, 0x1d, 0xe6 // ssax al r1 r13 r9
215 0x53, 0x5f, 0x1d, 0x86 // ssax hi r5 r13 r3
239 0x58, 0x0f, 0x1d, 0x46 // ssax mi r0 r13 r8
242 0x53, 0x2f, 0x1d, 0xb6 // ssax lt r2 r13 r3
251 0x5c, 0x4f, 0x1d, 0xb6 // ssax lt r4 r13 r12
293 0x51, 0x7f, 0x1d, 0x86 // ssax hi r7 r13 r1
359 0x5a, 0x2f, 0x1d, 0x86 // ssax hi r2 r13 r10
398 0x50, 0xcf, 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-ssub16-a32.h89 0x75, 0x0f, 0x1d, 0x86 // ssub16 hi r0 r13 r5
95 0x7b, 0x4f, 0x1d, 0xa6 // ssub16 ge r4 r13 r11
194 0x79, 0x1f, 0x1d, 0xe6 // ssub16 al r1 r13 r9
215 0x73, 0x5f, 0x1d, 0x86 // ssub16 hi r5 r13 r3
239 0x78, 0x0f, 0x1d, 0x46 // ssub16 mi r0 r13 r8
242 0x73, 0x2f, 0x1d, 0xb6 // ssub16 lt r2 r13 r3
251 0x7c, 0x4f, 0x1d, 0xb6 // ssub16 lt r4 r13 r12
293 0x71, 0x7f, 0x1d, 0x86 // ssub16 hi r7 r13 r1
359 0x7a, 0x2f, 0x1d, 0x86 // ssub16 hi r2 r13 r10
398 0x70, 0xcf, 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-ssub8-a32.h89 0xf5, 0x0f, 0x1d, 0x86 // ssub8 hi r0 r13 r5
95 0xfb, 0x4f, 0x1d, 0xa6 // ssub8 ge r4 r13 r11
194 0xf9, 0x1f, 0x1d, 0xe6 // ssub8 al r1 r13 r9
215 0xf3, 0x5f, 0x1d, 0x86 // ssub8 hi r5 r13 r3
239 0xf8, 0x0f, 0x1d, 0x46 // ssub8 mi r0 r13 r8
242 0xf3, 0x2f, 0x1d, 0xb6 // ssub8 lt r2 r13 r3
251 0xfc, 0x4f, 0x1d, 0xb6 // ssub8 lt r4 r13 r12
293 0xf1, 0x7f, 0x1d, 0x86 // ssub8 hi r7 r13 r1
359 0xfa, 0x2f, 0x1d, 0x86 // ssub8 hi r2 r13 r10
398 0xf0, 0xcf, 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-uadd16-a32.h83 0x1d, 0xdf, 0x51, 0xa6 // uadd16 ge r13 r1 r13
119 0x1d, 0x2f, 0x50, 0x36 // uadd16 cc r2 r0 r13
125 0x1d, 0xef, 0x5b, 0x26 // uadd16 cs r14 r11 r13
191 0x1d, 0x2f, 0x5e, 0x66 // uadd16 vs r2 r14 r13
197 0x1d, 0x3f, 0x59, 0x06 // uadd16 eq r3 r9 r13
200 0x1d, 0xaf, 0x53, 0xa6 // uadd16 ge r10 r3 r13
230 0x1d, 0xbf, 0x50, 0x06 // uadd16 eq r11 r0 r13
236 0x1d, 0xdf, 0x55, 0x26 // uadd16 cs r13 r5 r13
260 0x1d, 0xaf, 0x56, 0x86 // uadd16 hi r10 r6 r13
341 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-udiv-a32.h89 0x1d, 0xf5, 0x30, 0x87 // udiv hi r0 r13 r5
95 0x1d, 0xfb, 0x34, 0xa7 // udiv ge r4 r13 r11
194 0x1d, 0xf9, 0x31, 0xe7 // udiv al r1 r13 r9
215 0x1d, 0xf3, 0x35, 0x87 // udiv hi r5 r13 r3
239 0x1d, 0xf8, 0x30, 0x47 // udiv mi r0 r13 r8
242 0x1d, 0xf3, 0x32, 0xb7 // udiv lt r2 r13 r3
251 0x1d, 0xfc, 0x34, 0xb7 // udiv lt r4 r13 r12
293 0x1d, 0xf1, 0x37, 0x87 // udiv hi r7 r13 r1
359 0x1d, 0xfa, 0x32, 0x87 // udiv hi r2 r13 r10
398 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-uhadd16-a32.h83 0x1d, 0xdf, 0x71, 0xa6 // uhadd16 ge r13 r1 r13
119 0x1d, 0x2f, 0x70, 0x36 // uhadd16 cc r2 r0 r13
125 0x1d, 0xef, 0x7b, 0x26 // uhadd16 cs r14 r11 r13
191 0x1d, 0x2f, 0x7e, 0x66 // uhadd16 vs r2 r14 r13
197 0x1d, 0x3f, 0x79, 0x06 // uhadd16 eq r3 r9 r13
200 0x1d, 0xaf, 0x73, 0xa6 // uhadd16 ge r10 r3 r13
230 0x1d, 0xbf, 0x70, 0x06 // uhadd16 eq r11 r0 r13
236 0x1d, 0xdf, 0x75, 0x26 // uhadd16 cs r13 r5 r13
260 0x1d, 0xaf, 0x76, 0x86 // uhadd16 hi r10 r6 r13
341 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-uqadd16-a32.h83 0x1d, 0xdf, 0x61, 0xa6 // uqadd16 ge r13 r1 r13
119 0x1d, 0x2f, 0x60, 0x36 // uqadd16 cc r2 r0 r13
125 0x1d, 0xef, 0x6b, 0x26 // uqadd16 cs r14 r11 r13
191 0x1d, 0x2f, 0x6e, 0x66 // uqadd16 vs r2 r14 r13
197 0x1d, 0x3f, 0x69, 0x06 // uqadd16 eq r3 r9 r13
200 0x1d, 0xaf, 0x63, 0xa6 // uqadd16 ge r10 r3 r13
230 0x1d, 0xbf, 0x60, 0x06 // uqadd16 eq r11 r0 r13
236 0x1d, 0xdf, 0x65, 0x26 // uqadd16 cs r13 r5 r13
260 0x1d, 0xaf, 0x66, 0x86 // uqadd16 hi r10 r6 r13
341 0x1d,
[all...]
H A Dassembler-cond-rd-rn-rm-usad8-a32.h89 0x1d, 0xf5, 0x80, 0x87 // usad8 hi r0 r13 r5
95 0x1d, 0xfb, 0x84, 0xa7 // usad8 ge r4 r13 r11
194 0x1d, 0xf9, 0x81, 0xe7 // usad8 al r1 r13 r9
215 0x1d, 0xf3, 0x85, 0x87 // usad8 hi r5 r13 r3
239 0x1d, 0xf8, 0x80, 0x47 // usad8 mi r0 r13 r8
242 0x1d, 0xf3, 0x82, 0xb7 // usad8 lt r2 r13 r3
251 0x1d, 0xfc, 0x84, 0xb7 // usad8 lt r4 r13 r12
293 0x1d, 0xf1, 0x87, 0x87 // usad8 hi r7 r13 r1
359 0x1d, 0xfa, 0x82, 0x87 // usad8 hi r2 r13 r10
398 0x1d,
[all...]
H A Dassembler-cond-rd-rn-clz-a32.h143 0x1d, 0x8f, 0x6f, 0x01 // clz eq r8 r13
254 0x1d, 0x9f, 0x6f, 0x91 // clz ls r9 r13
269 0x1d, 0x7f, 0x6f, 0xb1 // clz lt r7 r13
371 0x1d, 0x7f, 0x6f, 0x11 // clz ne r7 r13
383 0x1d, 0x6f, 0x6f, 0xd1 // clz le r6 r13
413 0x1d, 0xbf, 0x6f, 0xd1 // clz le r11 r13
560 0x1d, 0xef, 0x6f, 0x41 // clz mi r14 r13
563 0x1d, 0xcf, 0x6f, 0x51 // clz pl r12 r13
593 0x1d, 0x6f, 0x6f, 0x41 // clz mi r6 r13
704 0x1d,
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_2_0_0_sh_mask.h205 #define RDPCSTX0_RDPCSTX_MEM_POWER_CTRL__RDPCS_MEM_POWER_CTRL_HD_BC2__SHIFT 0x1d
260 #define RDPCSTX0_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
339 #define RDPCSTX0_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
504 #define RDPCSTX0_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
586 #define RDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
836 #define RDPCSTX1_RDPCSTX_MEM_POWER_CTRL__RDPCS_MEM_POWER_CTRL_HD_BC2__SHIFT 0x1d
891 #define RDPCSTX1_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
970 #define RDPCSTX1_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
1135 #define RDPCSTX1_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
1217 #define RDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
[all...]
H A Ddpcs_3_0_0_sh_mask.h89 #define RDPCSTX0_RDPCSTX_CNTL__RDPCS_NON_DPALT_REGISTER_BLOCK_EN__SHIFT 0x1d
211 #define RDPCSTX0_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
290 #define RDPCSTX0_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
455 #define RDPCSTX0_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
537 #define RDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
684 #define RDPCSTX1_RDPCSTX_CNTL__RDPCS_NON_DPALT_REGISTER_BLOCK_EN__SHIFT 0x1d
806 #define RDPCSTX1_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
885 #define RDPCSTX1_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
1050 #define RDPCSTX1_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
1132 #define RDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_2_0_0_sh_mask.h205 #define RDPCSTX0_RDPCSTX_MEM_POWER_CTRL__RDPCS_MEM_POWER_CTRL_HD_BC2__SHIFT 0x1d
260 #define RDPCSTX0_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
339 #define RDPCSTX0_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
504 #define RDPCSTX0_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
586 #define RDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
836 #define RDPCSTX1_RDPCSTX_MEM_POWER_CTRL__RDPCS_MEM_POWER_CTRL_HD_BC2__SHIFT 0x1d
891 #define RDPCSTX1_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
970 #define RDPCSTX1_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
1135 #define RDPCSTX1_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
1217 #define RDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_4_0_3_sh_mask.h108 #define UVD_CGC_CTRL__VCPU_MODE__SHIFT 0x1d
163 #define AVM_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
228 #define CDEFE_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
293 #define EFC_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
358 #define ENT_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
423 #define IME_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
488 #define PPU_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
553 #define SAOE_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
618 #define SCM_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
683 #define SDB_SUVD_CGC_GATE__FBC_CCLK__SHIFT 0x1d
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddpcs_3_0_0_sh_mask.h82 #define RDPCSTX0_RDPCSTX_CNTL__RDPCS_NON_DPALT_REGISTER_BLOCK_EN__SHIFT 0x1d
204 #define RDPCSTX0_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
283 #define RDPCSTX0_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
448 #define RDPCSTX0_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
530 #define RDPCSTX0_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
677 #define RDPCSTX1_RDPCSTX_CNTL__RDPCS_NON_DPALT_REGISTER_BLOCK_EN__SHIFT 0x1d
799 #define RDPCSTX1_RDPCSTX_PHY_CNTL0__RDPCS_SRAM_EXT_LD_DONE__SHIFT 0x1d
878 #define RDPCSTX1_RDPCSTX_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK__SHIFT 0x1d
1043 #define RDPCSTX1_RDPCSTX_PHY_CNTL13__RDPCS_PHY_DP_MPLLB_FORCE_EN__SHIFT 0x1d
1125 #define RDPCSTX1_RDPCSTX_DMCU_DPALT_PHY_CNTL3__RDPCS_PHY_DP_TX3_ACK_RESERVED__SHIFT 0x1d
[all...]
/kernel/linux/linux-5.10/drivers/video/fbdev/
H A Dbw2.c198 0x1c, 0x00, 0x1d, 0x0a, 0x1e, 0xff, 0x1f, 0x01,
205 0x1c, 0x00, 0x1d, 0x08, 0x1e, 0xff, 0x1f, 0x01,
212 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01,
219 0x1c, 0x01, 0x1d, 0x09, 0x1e, 0xff, 0x1f, 0x01,
226 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01,
/kernel/linux/linux-6.6/drivers/video/fbdev/
H A Dbw2.c199 0x1c, 0x00, 0x1d, 0x0a, 0x1e, 0xff, 0x1f, 0x01,
206 0x1c, 0x00, 0x1d, 0x08, 0x1e, 0xff, 0x1f, 0x01,
213 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01,
220 0x1c, 0x01, 0x1d, 0x09, 0x1e, 0xff, 0x1f, 0x01,
227 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01,
/kernel/linux/linux-5.10/include/sound/
H A Dcs4231-regs.h58 #define AD1845_CLOCK 0x1d /* crystal clock select and total power down */
59 #define CS4235_RIGHT_MASTER 0x1d /* right master output control */
/kernel/linux/linux-5.10/drivers/staging/fbtft/
H A Dfb_hx8357d.c78 0x1d, in init_display()
94 0x1d, in init_display()
/kernel/linux/linux-6.6/drivers/net/ethernet/fungible/funeth/
H A Dfun_port.h36 PORT_MAC_RX_CBFCPAUSEFramesReceived_3 = 0x1d,
83 PORT_MAC_TX_CBFCPAUSEFramesTransmitted_13 = 0x1d,
/kernel/linux/linux-6.6/drivers/staging/fbtft/
H A Dfb_hx8357d.c78 0x1d, in init_display()
94 0x1d, in init_display()
/kernel/linux/linux-6.6/include/sound/
H A Dcs4231-regs.h58 #define AD1845_CLOCK 0x1d /* crystal clock select and total power down */
59 #define CS4235_RIGHT_MASTER 0x1d /* right master output control */

Completed in 153 milliseconds

12345678910>>...104