/third_party/backends/backend/genesys/ |
H A D | gl843_registers.h | 132 static constexpr RegAddr REG_EXPB = 0x14;
|
/third_party/mbedtls/library/ |
H A D | ccm.c | 648 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17,
|
H A D | nist_kw.c | 545 0x14, 0x7b, 0x4d, 0x99, 0x5f, 0x96, 0x43, 0x66,
|
H A D | dhm.c | 661 0xc7, 0x14, 0x55, 0x33, 0x28, 0x58, 0x9b, 0x04, 0x1c, 0x80, 0x9b, 0xe1,
|
/third_party/json/include/nlohmann/detail/input/ |
H A D | lexer.hpp | 543 case 0x14: in scan_string()
|
/third_party/node/deps/openssl/config/archs/aix64-gcc-as/asm/crypto/sha/ |
H A D | sha1-ppc.s | 1113 .byte 0,12,0x14,0,0,0,0,0
|
/third_party/node/deps/openssl/config/archs/aix64-gcc-as/asm_avx2/crypto/sha/ |
H A D | sha1-ppc.s | 1113 .byte 0,12,0x14,0,0,0,0,0
|
/third_party/icu/icu4j/main/classes/charset/src/com/ibm/icu/charset/ |
H A D | CharsetBOCU1.java | 132 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19,
|
/third_party/icu/icu4c/source/test/cintltst/ |
H A D | bocu1tst.c | 198 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19,
|
/third_party/lzma/C/ |
H A D | Aes.c | 27 0x60, 0x81, 0x4f, 0xdc, 0x22, 0x2a, 0x90, 0x88, 0x46, 0xee, 0xb8, 0x14, 0xde, 0x5e, 0x0b, 0xdb,
|
/third_party/node/deps/openssl/config/archs/linux-ppc64le/asm_avx2/crypto/sha/ |
H A D | sha1-ppc.s | 1165 .byte 0,12,0x14,0,0,0,0,0
|
H A D | sha512p8-ppc.s | 679 .byte 0,12,0x14,0,0,0,0,0
|
/third_party/node/deps/openssl/config/archs/linux-ppc64le/asm/crypto/sha/ |
H A D | sha512p8-ppc.s | 679 .byte 0,12,0x14,0,0,0,0,0
|
H A D | sha1-ppc.s | 1165 .byte 0,12,0x14,0,0,0,0,0
|
/third_party/mesa3d/src/gallium/drivers/i915/ |
H A D | i915_reg.h | 543 #define A0_SLT (0x14 << 24) /* dst = src0 < src1 ? 1.0 : 0.0 */
|
/third_party/mesa3d/src/intel/compiler/ |
H A D | brw_eu_defines.h | 1514 #define GFX9_DATAPORT_DC_PORT1_A64_OWORD_BLOCK_READ 0x14
|
/third_party/node/deps/openssl/openssl/providers/implementations/rands/ |
H A D | drbg_ctr.c | 561 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, in drbg_ctr_init()
|
/third_party/openssl/providers/implementations/rands/ |
H A D | drbg_ctr.c | 561 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, in drbg_ctr_init()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
H A D | SparcInstrInfo.cpp | 500 const int64_t Offset = Subtarget.is64Bit() ? 0x28 : 0x14; in expandPostRAPseudo()
|
/third_party/backends/backend/ |
H A D | canon_lide70-common.c | 380 cp2155_set (fd, 0x71, 0x14); in write_buf() 470 cp2155_set (fd, 0x14, 0x7c); in register_table() 513 cp2155_set (fd, 0x14, 0x7a); in register_table_4800() 872 register_table (fd, 0x14, buf); in startblob_2225_0300() 982 register_table (fd, 0x14, buf); in startblob_2225_0600() 1094 memcpy (buf, "\x14\x14\x12\x11\x0e\x0b\x08\x04\x00", 9); in startblob_2225_1200() 1987 unsigned char value_62 = 0x14; /* at 0x15 ratio 1517 decimal, value_62 was 0x29 */ in startblob_2224_4799()
|
/third_party/vixl/test/aarch32/traces/ |
H A D | assembler-cond-rd-operand-const-mov-t32.h | 746 0x4f, 0xf4, 0xff, 0x14 // mov al r4 0x001fe000 749 0x4f, 0xf4, 0x7f, 0x14 // mov al r4 0x003fc000 785 0x4f, 0xf0, 0xff, 0x14 // mov al r4 0x00ff00ff 830 0x4f, 0xf4, 0xab, 0x14 // mov al r4 0x00156000 833 0x4f, 0xf4, 0x2b, 0x14 // mov al r4 0x002ac000 869 0x4f, 0xf0, 0xab, 0x14 // mov al r4 0x00ab00ab
|
H A D | assembler-cond-rd-operand-const-movs-t32.h | 746 0x5f, 0xf4, 0xff, 0x14 // movs al r4 0x001fe000 749 0x5f, 0xf4, 0x7f, 0x14 // movs al r4 0x003fc000 785 0x5f, 0xf0, 0xff, 0x14 // movs al r4 0x00ff00ff 830 0x5f, 0xf4, 0xab, 0x14 // movs al r4 0x00156000 833 0x5f, 0xf4, 0x2b, 0x14 // movs al r4 0x002ac000 869 0x5f, 0xf0, 0xab, 0x14 // movs al r4 0x00ab00ab
|
H A D | assembler-cond-rd-operand-const-mvn-t32.h | 746 0x6f, 0xf4, 0xff, 0x14 // mvn al r4 0x001fe000 749 0x6f, 0xf4, 0x7f, 0x14 // mvn al r4 0x003fc000 785 0x6f, 0xf0, 0xff, 0x14 // mvn al r4 0x00ff00ff 830 0x6f, 0xf4, 0xab, 0x14 // mvn al r4 0x00156000 833 0x6f, 0xf4, 0x2b, 0x14 // mvn al r4 0x002ac000 869 0x6f, 0xf0, 0xab, 0x14 // mvn al r4 0x00ab00ab
|
H A D | assembler-cond-rd-operand-const-mvns-t32.h | 746 0x7f, 0xf4, 0xff, 0x14 // mvns al r4 0x001fe000 749 0x7f, 0xf4, 0x7f, 0x14 // mvns al r4 0x003fc000 785 0x7f, 0xf0, 0xff, 0x14 // mvns al r4 0x00ff00ff 830 0x7f, 0xf4, 0xab, 0x14 // mvns al r4 0x00156000 833 0x7f, 0xf4, 0x2b, 0x14 // mvns al r4 0x002ac000 869 0x7f, 0xf0, 0xab, 0x14 // mvns al r4 0x00ab00ab
|
H A D | assembler-cond-rdlow-rnlow-operand-immediate-imm8-in-it-block-add-t32.h | 170 0x88, 0xbf, 0x14, 0x33 // It hi; add hi r3 r3 20 509 0x98, 0xbf, 0x14, 0x32 // It ls; add ls r2 r2 20 662 0x28, 0xbf, 0x14, 0x35 // It cs; add cs r5 r5 20 698 0x98, 0xbf, 0x14, 0x33 // It ls; add ls r3 r3 20 1298 0x68, 0xbf, 0x14, 0x30 // It vs; add vs r0 r0 20 2729 0x68, 0xbf, 0x14, 0x33 // It vs; add vs r3 r3 20
|