/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/ |
H A D | intel_sdvo.c | 209 * Writes the SDVOB or SDVOC with the given value, but always writes both 644 intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len) in intel_sdvo_get_value() argument 649 return intel_sdvo_read_response(intel_sdvo, value, len); in intel_sdvo_get_value()
|
/kernel/linux/linux-5.10/include/linux/mfd/ |
H A D | palmas.h | 392 /* bit value to be loaded to the POWER_CTRL register */ 397 * then the two value to load into the registers if true 3761 unsigned int reg, unsigned int value) in palmas_write() 3766 return regmap_write(palmas->regmap[slave_id], addr, value); in palmas_write() 3760 palmas_write(struct palmas *palmas, unsigned int base, unsigned int reg, unsigned int value) palmas_write() argument
|
/kernel/linux/linux-6.6/drivers/net/ethernet/freescale/ |
H A D | gianfar.c | 339 u32 value = (1 << (31-whichbit)); in gfar_set_hash_for_addr() local 342 tempval |= value; in gfar_set_hash_for_addr() 1599 * it to a value that doesn't conflict with other PHYs on the bus, or the 1600 * value doesn't matter, as there are no other PHYs on the bus.
|
/kernel/linux/linux-6.6/drivers/net/ethernet/amd/ |
H A D | pcnet32.c | 842 static void pcnet32_set_msglevel(struct net_device *dev, u32 value) in pcnet32_set_msglevel() argument 845 lp->msg_enable = value; in pcnet32_set_msglevel() 1140 /* Save the current value of the bcrs */ in pcnet32_set_phys_id() 1157 /* Restore the original value of the bcrs */ in pcnet32_set_phys_id() 1732 * holds the value of the upper 8 bits of the 16-bit SRAM size. in pcnet32_probe1()
|
/kernel/linux/linux-6.6/drivers/net/ethernet/intel/ |
H A D | e100.c | 1163 * "move immediate value" instruction. By changing the value of 1167 * INTDELAY - This loads the dead-man timer with its initial value. 1172 * the value should probably stay within the 0x200 - 0x1000. 1180 * default TCP window size. A value of 1 would make CPUSaver indicate 1182 * a limit on the bundle size, set this value to xFFFF. 1199 * will cause an immediate interrupt. Because this value must be a 1201 * turn this feature off, the driver can write the value xFFFF to the 1203 * parameters are used). Likewise, a value of 0xF800 (2047) would 1485 * other phy_id's) using bmcr value fro in e100_phy_init() 2505 e100_set_msglevel(struct net_device *netdev, u32 value) e100_set_msglevel() argument [all...] |
/kernel/linux/linux-6.6/drivers/atm/ |
H A D | iphase.c | 526 // Continuously check around this ideal value until a null in ia_cbr_setup() 531 TstSchedTbl = (u16*)(SchedTbl+testSlot); //set index and read in value in ia_cbr_setup() 555 // set table index and read in value in ia_cbr_setup() 1453 IF_INIT(printk("Tx Dle list addr: 0x%p value: 0x%0x\n", 1456 printk("Rx Dle list addr: 0x%p value: 0x%0x\n", 2066 IF_INIT(printk("value in register = 0x%x\n", 2469 static void ia_phy_put(struct atm_dev *dev, unsigned char value, argument 2472 writel(value, INPH_IA_DEV(dev)->phy+addr);
|
/kernel/linux/linux-6.6/fs/ceph/ |
H A D | inode.c | 309 * Choose frag containing the given value @v. If @pfrag is 993 * provided version will be odd if inode value is projected, in ceph_fill_inode() 2856 int ceph_do_getvxattr(struct inode *inode, const char *name, void *value, in ceph_do_getvxattr() argument 2900 memcpy(value, xattr_value, xattr_value_len); in ceph_do_getvxattr() 2910 * Check inode permissions. We verify we have a valid value for 3031 * value on directories to be either 0 (if unlinked) in ceph_getattr()
|
/kernel/linux/linux-6.6/include/linux/mfd/ |
H A D | palmas.h | 383 /* bit value to be loaded to the POWER_CTRL register */ 388 * then the two value to load into the registers if true 3752 unsigned int reg, unsigned int value) in palmas_write() 3757 return regmap_write(palmas->regmap[slave_id], addr, value); in palmas_write() 3751 palmas_write(struct palmas *palmas, unsigned int base, unsigned int reg, unsigned int value) palmas_write() argument
|
/kernel/linux/linux-6.6/drivers/tty/serial/ |
H A D | serial_core.c | 400 * @cflag: termios cflag value 403 * Set the @port frame timing information from which the FIFO timeout value is 404 * derived. The @cflag value should reflect the actual hardware settings as 1050 * @value: returned modem value 1053 struct uart_state *state, unsigned int __user *value) in uart_get_lsr_info() 1071 return put_user(result, value); in uart_get_lsr_info() 1052 uart_get_lsr_info(struct tty_struct *tty, struct uart_state *state, unsigned int __user *value) uart_get_lsr_info() argument
|
/kernel/linux/linux-6.6/drivers/s390/block/ |
H A D | dasd.c | 695 #define dasd_profile_counter(value, index) \ 697 for (index = 0; index < 31 && value >> (2+index); index++) \ 2762 * transfer the error value to the complete callback. in __dasd_cleanup_cqr()
|
/kernel/linux/linux-6.6/drivers/net/ethernet/intel/ixgbe/ |
H A D | ixgbe_type.h | 1048 #define IXGBE_TXSTMPL 0x08C04 /* Tx timestamp value Low - RO */ 1049 #define IXGBE_TXSTMPH 0x08C08 /* Tx timestamp value High - RO */ 3009 /* Calculate X540 delay value in bit times */ 3019 /* Calculate 82599, 82598 delay value in bit times */ 3517 u8 *value); 3519 u8 value);
|
/kernel/linux/linux-6.6/drivers/net/ethernet/ |
H A D | jme.c | 2657 jme_set_msglevel(struct net_device *netdev, u32 value) in jme_set_msglevel() argument 2660 jme->msg_enable = value; in jme_set_msglevel()
|
/kernel/linux/linux-6.6/drivers/net/ethernet/mellanox/mlx4/ |
H A D | fw.c | 2464 * The value represented by the array index, 2606 u32 value[], size_t array_len, u8 port) in mlx4_query_diag_counters() 2631 MLX4_GET(value[i], outbox, offset[i]); in mlx4_query_diag_counters() 2604 mlx4_query_diag_counters(struct mlx4_dev *dev, u8 op_modifier, const u32 offset[], u32 value[], size_t array_len, u8 port) mlx4_query_diag_counters() argument
|
/kernel/linux/linux-6.6/drivers/net/ |
H A D | tun.c | 3037 /* Return correct value for tun->dev->addr_len based on tun->dev->type. */ 3614 static void tun_set_msglevel(struct net_device *dev, u32 value) in tun_set_msglevel() argument 3618 tun->msg_enable = value; in tun_set_msglevel()
|
/kernel/linux/linux-6.6/drivers/media/i2c/ccs/ |
H A D | ccs-core.c | 822 s32 value; in ccs_init_controls() member 845 gain_ctrls[i].value; in ccs_init_controls() 1893 * relies at the returned value to detect if the device was already in ccs_pm_get_init()
|
/kernel/linux/linux-6.6/drivers/net/wireless/intel/iwlwifi/pcie/ |
H A D | trans.c | 338 * value, set a bit, and yet again, read that same register in iwl_pcie_apm_init() 339 * just to discard the value. But that's the way the hardware in iwl_pcie_apm_init() 579 /* Note: returns poll_bit return value, which is >= 0 if success */ 1041 IWL_DEBUG_POWER(trans, "Original WFPM value = 0x%08X\n", in iwl_pcie_load_given_ucode_8000() 1045 * Set default value. On resume reading the values that were in iwl_pcie_load_given_ucode_8000() 1401 * the firmware and return the proper value to the caller. in iwl_trans_pcie_start_fw() 1626 IWL_DEBUG_POWER(trans, "WFPM value upon resume = 0x%08X\n", in iwl_trans_pcie_d3_resume() 2480 u32 mask, u32 value) in iwl_trans_pcie_set_bits_mask() 2485 __iwl_trans_pcie_set_bits_mask(trans, reg, mask, value); in iwl_trans_pcie_set_bits_mask() 3698 * "dash" value) in iwl_trans_pcie_alloc() 2479 iwl_trans_pcie_set_bits_mask(struct iwl_trans *trans, u32 reg, u32 mask, u32 value) iwl_trans_pcie_set_bits_mask() argument [all...] |
/kernel/linux/linux-6.6/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/ |
H A D | phy_cmn.c | 2781 u8 wlc_phy_nbits(s32 value) in wlc_phy_nbits() argument 2786 abs_val = abs(value); in wlc_phy_nbits()
|
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtlwifi/btcoexist/ |
H A D | halbtc8723b2ant.c | 3565 u32 value = 0; in ex_btc8723b2ant_power_on_setting() local 3588 &value); in ex_btc8723b2ant_power_on_setting()
|
/kernel/linux/linux-6.6/drivers/pinctrl/ |
H A D | pinctrl-rockchip.c | 44 * Generate a bitmask for setting a value (v) with a write mask bit in hiword 1018 int mux, u32 *loc, u32 *reg, u32 *value) in rockchip_get_mux_route() 1037 *value = data->route_val; in rockchip_get_mux_route() 1148 * a value, the previous register value is not read and changed. Instead 1150 * changed value gets set in the same offset in the lower 16 bit. 2236 * the bit data[15] contains bit 0 of the value in rockchip_get_drive_perpin() 2339 * of the value while temp[1:0] contains bits 2 and 1 in rockchip_set_drive_perpin() 2445 * where that pull up value becomes 3. in rockchip_get_pull() 2509 * where that pull up value become in rockchip_set_pull() 1017 rockchip_get_mux_route(struct rockchip_pin_bank *bank, int pin, int mux, u32 *loc, u32 *reg, u32 *value) rockchip_get_mux_route() argument [all...] |
/kernel/linux/linux-6.6/drivers/net/ethernet/ti/ |
H A D | netcp_ethss.c | 1749 static void keystone_set_msglevel(struct net_device *ndev, u32 value) in keystone_set_msglevel() argument 1753 netcp->msg_enable = value; in keystone_set_msglevel() 2899 dev_dbg(gbe_dev->dev, "initializing gbe version %d.%d (%d) GBE identification value 0x%x\n", in gbe_open() 3004 "missing link-interface value defaulting to 1G mac-phy link\n"); in init_slave()
|
/kernel/linux/linux-6.6/block/ |
H A D | sed-opal.c | 177 /* special value for omitted optional parameter */ 1571 u64 *value) in response_get_column() 1607 *value = val; in response_get_column() 2400 add_token_u64(&err, dev, offset + off); /* start row value */ in read_table_data() 2407 add_token_u64(&err, dev, offset + off + len); /* end row value in read_table_data() 1568 response_get_column(const struct parsed_resp *resp, int *iter, u8 column, u64 *value) response_get_column() argument
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/ |
H A D | intel_color.c | 117 * We only have a 9 bits precision window which slides depending on the value 118 * of the CTM coefficient and we write the value from bit 3. We also round the 119 * value. 460 * Clamp input value to min/max supported by in ilk_csc_convert_ctm() 780 /* convert hw value with given bit_precision to lut property val */ 1111 static u16 lut_limited_range(unsigned int value) in lut_limited_range() argument 1116 return value * (max - min) / 0xffff + min; in lut_limited_range() 1492 * value can be directly filled to register. in glk_load_degamma_lut() 1495 * programs green value which will be equal to Red and in glk_load_degamma_lut() 1497 * ToDo: Extend to max 7.0. Enable 32 bit input value in glk_load_degamma_lut() [all...] |
H A D | intel_sdvo.c | 211 * Writes the SDVOB or SDVOC with the given value, but always writes both 646 intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len) in intel_sdvo_get_value() argument 651 return intel_sdvo_read_response(intel_sdvo, value, len); in intel_sdvo_get_value()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/gvt/ |
H A D | cmd_parser.c | 396 #define CMD_LEN(value) (value + OP_LENGTH_BIAS) 415 /* value is const although LEN maybe variable */ 1000 /* only patch cmd. restore vreg value if changed in mmio write handler*/ in cmd_reg_handler()
|
/kernel/linux/linux-6.6/drivers/hwmon/ |
H A D | it87.c | 77 /* The device with the IT8718F/IT8720F VID value in it */ 180 #define IT87_SIO_VID_REG 0xfc /* VID value */ 220 * The IT8718F and IT8720F have the VID value in a different register, in 584 u8 ec_special_config; /* EC special config register restore value */ 601 u8 sensor; /* Register value (IT87_REG_TEMP_ENABLE) */ 602 u8 extra; /* Register value (IT87_REG_TEMP_EXTRA) */ 610 u8 fan_main_ctrl; /* Register value */ 611 u8 fan_ctl; /* Register value */ 615 * the IT8720F. The meaning of bits 6-0 depends on the value of bit 624 u8 pwm_ctrl[NUM_PWM]; /* Register value */ 791 it87_write_value(struct it87_data *data, u8 reg, u8 value) it87_write_value() argument [all...] |