Home
last modified time | relevance | path

Searched refs:val (Results 4876 - 4900 of 20594) sorted by relevance

1...<<191192193194195196197198199200>>...824

/kernel/linux/linux-6.6/include/linux/soc/marvell/octeontx2/
H A Dasm.h31 #define cn10k_lmt_flush(val, addr) \
35 : [rf] "+r"(val) \
53 #define cn10k_lmt_flush(val, addr) ({ addr = val; })
/kernel/linux/linux-6.6/include/linux/
H A Dssbi.h16 ssbi_reg_read(void *context, unsigned int reg, unsigned int *val) in ssbi_reg_read() argument
23 *val = v; in ssbi_reg_read()
29 ssbi_reg_write(void *context, unsigned int reg, unsigned int val) in ssbi_reg_write() argument
31 u8 v = val; in ssbi_reg_write()
/kernel/linux/linux-6.6/drivers/staging/media/atomisp/pci/
H A Disp2400_support.h25 #define hrt_isp_vamem1_store_16(cell, addr, val) hrt_mem_store_16(cell, HRT_PROC_TYPE_PROP(cell, _simd_vamem1), addr, val)
26 #define hrt_isp_vamem2_store_16(cell, addr, val) hrt_mem_store_16(cell, HRT_PROC_TYPE_PROP(cell, _simd_vamem2), addr, val)
/kernel/linux/linux-6.6/drivers/clk/ingenic/
H A Dpm.c20 u32 val = readl(ingenic_cgu_base + CGU_REG_LCR); in ingenic_cgu_pm_suspend() local
22 writel(val | LCR_LOW_POWER_MODE, ingenic_cgu_base + CGU_REG_LCR); in ingenic_cgu_pm_suspend()
29 u32 val = readl(ingenic_cgu_base + CGU_REG_LCR); in ingenic_cgu_pm_resume() local
31 writel(val & ~LCR_LOW_POWER_MODE, ingenic_cgu_base + CGU_REG_LCR); in ingenic_cgu_pm_resume()
/kernel/linux/linux-6.6/include/trace/stages/
H A Dstage7_class_define.h33 #define __print_ns_to_secs(val) (val) / 1000000000UL
36 #define __print_ns_without_secs(val) (val) % 1000000000UL
/kernel/linux/linux-6.6/arch/x86/kernel/apic/
H A Dapic_common.c51 unsigned long val; in default_init_apic_ldr() local
54 val = apic_read(APIC_LDR) & ~APIC_LDR_MASK; in default_init_apic_ldr()
55 val |= SET_APIC_LOGICAL_ID(1UL << smp_processor_id()); in default_init_apic_ldr()
56 apic_write(APIC_LDR, val); in default_init_apic_ldr()
/kernel/linux/linux-6.6/drivers/input/serio/
H A Di8042-io.h53 static inline void i8042_write_data(int val) in i8042_write_data() argument
55 outb(val, I8042_DATA_REG); in i8042_write_data()
58 static inline void i8042_write_command(int val) in i8042_write_command() argument
60 outb(val, I8042_COMMAND_REG); in i8042_write_command()
H A Di8042-ip22io.h42 static inline void i8042_write_data(int val) in i8042_write_data() argument
44 sgioc->kbdmouse.data = val; in i8042_write_data()
47 static inline void i8042_write_command(int val) in i8042_write_command() argument
49 sgioc->kbdmouse.command = val; in i8042_write_command()
H A Di8042-snirm.h39 static inline void i8042_write_data(int val) in i8042_write_data() argument
41 writeb(val, kbd_iobase + 0x60UL); in i8042_write_data()
44 static inline void i8042_write_command(int val) in i8042_write_command() argument
46 writeb(val, kbd_iobase + 0x64UL); in i8042_write_command()
H A Di8042-jazzio.h37 static inline void i8042_write_data(int val) in i8042_write_data() argument
39 jazz_kh->data = val; in i8042_write_data()
42 static inline void i8042_write_command(int val) in i8042_write_command() argument
44 jazz_kh->command = val; in i8042_write_command()
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/
H A Dcx24110.h23 static inline int cx24110_pll_write(struct dvb_frontend *fe, u32 val) in cx24110_pll_write() argument
26 (u8)((val >> 24) & 0xff), in cx24110_pll_write()
27 (u8)((val >> 16) & 0xff), in cx24110_pll_write()
28 (u8)((val >> 8) & 0xff) in cx24110_pll_write()
/kernel/linux/linux-6.6/tools/testing/selftests/bpf/progs/
H A Dget_cgroup_id_kern.c26 __u64 *val; in trace() local
32 val = bpf_map_lookup_elem(&cg_ids, &key); in trace()
33 if (val) in trace()
34 *val = bpf_get_current_cgroup_id(); in trace()
H A Djeq_infer_not_null_fail.c22 u64 key = 0, ret = 0, *val; in jeq_infer_not_null_ptr_to_btfid() local
24 val = bpf_map_lookup_elem(map, &key); in jeq_infer_not_null_ptr_to_btfid()
31 * once it figures out val==inner_map. in jeq_infer_not_null_ptr_to_btfid()
33 asm volatile("r8 = %[val];\n" in jeq_infer_not_null_ptr_to_btfid()
38 : [inner_map] "r"(inner_map), [val] "r"(val) in jeq_infer_not_null_ptr_to_btfid()
H A Dtest_global_func6.c17 int f2(int val, struct __sk_buff *skb) in f2() argument
19 return f1(skb) + f3(val, skb + 1); /* type mismatch */ in f2()
23 int f3(int val, struct __sk_buff *skb) in f3() argument
25 return skb->ifindex * val; in f3()
/kernel/linux/linux-6.6/tools/include/asm-generic/
H A Dunaligned.h14 #define __put_unaligned_t(type, val, ptr) do { \
16 __pptr->x = (val); \
20 #define put_unaligned(val, ptr) __put_unaligned_t(typeof(*(ptr)), (val), (ptr))
/test/xts/hats/hdf/display/composer/common/
H A Ddisplay_test.h29 #define DISPLAY_TEST_CHK_RETURN_NOT_VALUE(val, ret, ...) \
31 if (val) { \
39 #define DISPLAY_TEST_CHK_RETURN(val, ret, ...) \
41 if (val) { \
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
H A Dintel_display_power.c406 u32 val; in hsw_power_well_enable() local
424 val = intel_de_read(dev_priv, regs->driver); in hsw_power_well_enable()
426 val | HSW_PWR_WELL_CTL_REQ(pw_idx)); in hsw_power_well_enable()
434 u32 val; in hsw_power_well_enable() local
436 val = intel_de_read(dev_priv, CNL_AUX_ANAOVRD1(pw_idx)); in hsw_power_well_enable()
437 val |= CNL_AUX_ANAOVRD1_ENABLE | CNL_AUX_ANAOVRD1_LDO_BYPASS; in hsw_power_well_enable()
438 intel_de_write(dev_priv, CNL_AUX_ANAOVRD1(pw_idx), val); in hsw_power_well_enable()
459 u32 val; in hsw_power_well_disable() local
464 val = intel_de_read(dev_priv, regs->driver); in hsw_power_well_disable()
466 val in hsw_power_well_disable()
479 u32 val; icl_combo_phy_aux_power_well_enable() local
511 u32 val; icl_combo_phy_aux_power_well_disable() local
602 u32 val; icl_tc_phy_aux_power_well_enable() local
702 u32 val; hsw_power_well_enabled() local
822 u32 val; gen9_sanitize_dc_state() local
857 u32 val; gen9_set_dc_state() local
915 u32 val; tgl_disable_dc3co() local
1364 u32 val; vlv_init_display_clock_gating() local
1404 u32 val = intel_de_read(dev_priv, DPLL(pipe)); vlv_display_power_well_init() local
1722 u32 reg, val, expected, actual; assert_chv_phy_powergate() local
4695 u32 val; gen9_dbuf_slice_set() local
4764 u32 mask, val, i; icl_mbus_init() local
4789 u32 val = intel_de_read(dev_priv, LCPLL_CTL); hsw_assert_cdclk() local
4855 hsw_write_dcomp(struct drm_i915_private *dev_priv, u32 val) hsw_write_dcomp() argument
4879 u32 val; hsw_disable_lcpll() local
4926 u32 val; hsw_restore_lcpll() local
5000 u32 val; hsw_enable_pc8() local
5016 u32 val; hsw_disable_pc8() local
5034 u32 reset_bits, val; intel_pch_reset_handshake() local
5301 u32 val; icl_display_core_init() local
[all...]
/kernel/linux/linux-5.10/drivers/dma/xilinx/
H A Dzynqmp_dma.c336 u32 val; in zynqmp_dma_init() local
339 val = readl(chan->regs + ZYNQMP_DMA_ISR); in zynqmp_dma_init()
340 writel(val, chan->regs + ZYNQMP_DMA_ISR); in zynqmp_dma_init()
343 val = ZYNQMP_DMA_AXCOHRNT; in zynqmp_dma_init()
344 val = (val & ~ZYNQMP_DMA_AXCACHE) | in zynqmp_dma_init()
346 writel(val, chan->regs + ZYNQMP_DMA_DSCR_ATTR); in zynqmp_dma_init()
349 val = readl(chan->regs + ZYNQMP_DMA_DATA_ATTR); in zynqmp_dma_init()
351 val = (val in zynqmp_dma_init()
541 u32 val, burst_val; zynqmp_dma_config() local
[all...]
/kernel/linux/linux-5.10/drivers/crypto/marvell/octeontx/
H A Dotx_cptvf_main.c348 static void cptvf_write_vq_ctl(struct otx_cptvf *cptvf, bool val) in cptvf_write_vq_ctl() argument
353 vqx_ctl.s.ena = val; in cptvf_write_vq_ctl()
357 void otx_cptvf_write_vq_doorbell(struct otx_cptvf *cptvf, u32 val) in otx_cptvf_write_vq_doorbell() argument
362 vqx_dbell.s.dbell_cnt = val * 8; /* Num of Instructions * 8 words */ in otx_cptvf_write_vq_doorbell()
366 static void cptvf_write_vq_inprog(struct otx_cptvf *cptvf, u8 val) in cptvf_write_vq_inprog() argument
371 vqx_inprg.s.inflight = val; in cptvf_write_vq_inprog()
375 static void cptvf_write_vq_done_numwait(struct otx_cptvf *cptvf, u32 val) in cptvf_write_vq_done_numwait() argument
380 vqx_dwait.s.num_wait = val; in cptvf_write_vq_done_numwait()
617 static void cptvf_write_vq_saddr(struct otx_cptvf *cptvf, u64 val) in cptvf_write_vq_saddr() argument
621 vqx_saddr.u = val; in cptvf_write_vq_saddr()
684 int val, ret; vf_engine_group_store() local
731 long val; vf_coalesc_time_wait_store() local
751 long val; vf_coalesc_num_wait_store() local
[all...]
/kernel/linux/linux-5.10/drivers/devfreq/
H A Dtegra30-devfreq.c198 static void actmon_writel(struct tegra_devfreq *tegra, u32 val, u32 offset) in actmon_writel() argument
200 writel_relaxed(val, tegra->regs + offset); in actmon_writel()
208 static void device_writel(struct tegra_devfreq_device *dev, u32 val, in device_writel() argument
211 writel_relaxed(val, dev->regs + offset); in device_writel()
214 static unsigned long do_percent(unsigned long long val, unsigned int pct) in do_percent() argument
216 val = val * pct; in do_percent()
217 do_div(val, 100); in do_percent()
223 return min_t(u64, val, U32_MAX); in do_percent()
243 u32 val in tegra_devfreq_update_wmark() local
354 u32 val; actmon_thread_isr() local
475 u32 val = 0; tegra_actmon_configure_device() local
[all...]
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/
H A Ds5h1411.c134 u16 val; member
179 u16 val; member
252 u16 val; member
418 u16 val; in s5h1411_set_mpeg_timing() local
422 val = s5h1411_readreg(state, S5H1411_I2C_TOP_ADDR, 0xbe) & 0xcfff; in s5h1411_set_mpeg_timing()
425 val |= 0x0000; in s5h1411_set_mpeg_timing()
429 val |= 0x1000; in s5h1411_set_mpeg_timing()
432 val |= 0x2000; in s5h1411_set_mpeg_timing()
435 val |= 0x3000; in s5h1411_set_mpeg_timing()
442 return s5h1411_writereg(state, S5H1411_I2C_TOP_ADDR, 0xbe, val); in s5h1411_set_mpeg_timing()
448 u16 val; s5h1411_set_spectralinversion() local
463 u16 val; s5h1411_set_serialmode() local
532 u16 val; s5h1411_set_gpio() local
[all...]
/kernel/linux/linux-5.10/drivers/iio/imu/bmi160/
H A Dbmi160_core.c347 int i, ret, val; in bmi160_get_scale() local
349 ret = regmap_read(data->regmap, bmi160_regs[t].range, &val); in bmi160_get_scale()
354 if (bmi160_scale_table[t].tbl[i].bits == val) { in bmi160_get_scale()
363 int axis, int *val) in bmi160_get_data()
376 *val = sign_extend32(le16_to_cpu(sample), 15); in bmi160_get_data()
404 int i, val, ret; in bmi160_get_odr() local
406 ret = regmap_read(data->regmap, bmi160_regs[t].config, &val); in bmi160_get_odr()
410 val &= bmi160_regs[t].config_odr_mask; in bmi160_get_odr()
413 if (val == bmi160_odr_table[t].tbl[i].bits) in bmi160_get_odr()
450 int *val, in in bmi160_read_raw()
362 bmi160_get_data(struct bmi160_data *data, int chan_type, int axis, int *val) bmi160_get_data() argument
448 bmi160_read_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int *val, int *val2, long mask) bmi160_read_raw() argument
477 bmi160_write_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int val, int val2, long mask) bmi160_write_raw() argument
545 unsigned int val; bmi160_write_conf_reg() local
723 unsigned int val; bmi160_chip_init() local
[all...]
/kernel/linux/linux-5.10/drivers/pci/controller/dwc/
H A Dpcie-designware-ep.c315 u32 val, reg; in dw_pcie_ep_get_msi() local
326 val = dw_pcie_readw_dbi(pci, reg); in dw_pcie_ep_get_msi()
327 if (!(val & PCI_MSI_FLAGS_ENABLE)) in dw_pcie_ep_get_msi()
330 val = (val & PCI_MSI_FLAGS_QSIZE) >> 4; in dw_pcie_ep_get_msi()
332 return val; in dw_pcie_ep_get_msi()
339 u32 val, reg; in dw_pcie_ep_set_msi() local
350 val = dw_pcie_readw_dbi(pci, reg); in dw_pcie_ep_set_msi()
351 val &= ~PCI_MSI_FLAGS_QMASK; in dw_pcie_ep_set_msi()
352 val | in dw_pcie_ep_set_msi()
364 u32 val, reg; dw_pcie_ep_get_msix() local
389 u32 val, reg; dw_pcie_ep_set_msix() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/gma500/
H A Dpsb_drv.h832 uint32_t val; in REGISTER_READ_WITH_AUX() local
835 val = REG_READ_AUX(reg); in REGISTER_READ_WITH_AUX()
837 val = REG_READ(reg); in REGISTER_READ_WITH_AUX()
839 return val; in REGISTER_READ_WITH_AUX()
845 uint32_t val) in REGISTER_WRITE()
848 iowrite32((val), dev_priv->vdc_reg + (reg)); in REGISTER_WRITE()
852 uint32_t val) in REGISTER_WRITE_AUX()
855 iowrite32((val), dev_priv->aux_reg + (reg)); in REGISTER_WRITE_AUX()
858 #define REG_WRITE(reg, val) REGISTER_WRITE(dev, (reg), (val))
844 REGISTER_WRITE(struct drm_device *dev, uint32_t reg, uint32_t val) REGISTER_WRITE() argument
851 REGISTER_WRITE_AUX(struct drm_device *dev, uint32_t reg, uint32_t val) REGISTER_WRITE_AUX() argument
861 REGISTER_WRITE_WITH_AUX(struct drm_device *dev, uint32_t reg, uint32_t val, int aux) REGISTER_WRITE_WITH_AUX() argument
872 REGISTER_WRITE16(struct drm_device *dev, uint32_t reg, uint32_t val) REGISTER_WRITE16() argument
881 REGISTER_WRITE8(struct drm_device *dev, uint32_t reg, uint32_t val) REGISTER_WRITE8() argument
[all...]
/kernel/linux/linux-6.6/drivers/media/platform/sunxi/sun8i-di/
H A Dsun8i-di.c53 u32 val = readl(dev->base + reg); in deinterlace_clr_set_bits() local
55 val &= ~clr; in deinterlace_clr_set_bits()
56 val |= set; in deinterlace_clr_set_bits()
58 writel(val, dev->base + reg); in deinterlace_clr_set_bits()
65 u32 size, stride, width, height, val; in deinterlace_device_run() local
110 val = DEINTERLACE_IN_FMT_FMT(DEINTERLACE_IN_FMT_YUV420) | in deinterlace_device_run()
114 val |= DEINTERLACE_IN_FMT_PS(DEINTERLACE_PS_UVUV); in deinterlace_device_run()
117 val |= DEINTERLACE_IN_FMT_PS(DEINTERLACE_PS_VUVU); in deinterlace_device_run()
120 deinterlace_write(dev, DEINTERLACE_IN_FMT, val); in deinterlace_device_run()
128 val in deinterlace_device_run()
223 unsigned int val; deinterlace_irq() local
271 u32 val; deinterlace_init() local
[all...]

Completed in 25 milliseconds

1...<<191192193194195196197198199200>>...824