Home
last modified time | relevance | path

Searched refs:sub (Results 1201 - 1225 of 1282) sorted by relevance

1...<<41424344454647484950>>...52

/third_party/skia/third_party/externals/libjpeg-turbo/simd/i386/
H A Djidctint-sse2.asm112 sub esp, byte 4
/third_party/skia/third_party/externals/libjpeg-turbo/simd/x86_64/
H A Djidctint-sse2.asm113 sub rsp, byte 4
/third_party/python/Lib/test/
H A Dtest_http_cookiejar.py558 re.sub("path_specified=%s" % True, "path_specified=%s" % False,
H A Dtest_smtplib.py281 return re.sub(r'(.*?)^X-Peer:\s*\S+\n(.*)', r'\1\2',
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/DartARM32/
H A Dassembler_arm.h442 // Moved to ARM32::AssemberARM32::sub()
443 void sub(Register rd, Register rn, Operand o, Condition cond = AL);
/third_party/vixl/test/aarch32/
H A Dtest-assembler-cond-rd-rn-operand-const-a32.cc70 M(sub) \
2635 #include "aarch32/traces/assembler-cond-rd-rn-operand-const-sub-a32.h"
H A Dtest-assembler-cond-rd-rn-operand-const-t32.cc70 M(sub) \
2635 #include "aarch32/traces/assembler-cond-rd-rn-operand-const-sub-t32.h"
H A Dtest-assembler-cond-rd-rn-operand-rm-a32.cc70 M(sub) \
658 #include "aarch32/traces/assembler-cond-rd-rn-operand-rm-sub-a32.h"
H A Dtest-assembler-cond-rd-rn-operand-rm-all-low-in-it-block-t32.cc53 M(sub)
601 #include "aarch32/traces/assembler-cond-rd-rn-operand-rm-all-low-in-it-block-sub-t32.h"
H A Dtest-assembler-cond-rd-rn-operand-rm-shift-amount-1to31-a32.cc70 M(sub) \
2637 #include "aarch32/traces/assembler-cond-rd-rn-operand-rm-shift-amount-1to31-sub-a32.h"
H A Dtest-assembler-cond-rd-rn-operand-rm-shift-amount-1to31-t32.cc70 M(sub) \
2637 #include "aarch32/traces/assembler-cond-rd-rn-operand-rm-shift-amount-1to31-sub-t32.h"
H A Dtest-assembler-cond-rd-rn-operand-rm-shift-amount-1to32-a32.cc70 M(sub) \
2637 #include "aarch32/traces/assembler-cond-rd-rn-operand-rm-shift-amount-1to32-sub-a32.h"
H A Dtest-assembler-cond-rd-rn-operand-rm-shift-amount-1to32-t32.cc70 M(sub) \
2637 #include "aarch32/traces/assembler-cond-rd-rn-operand-rm-shift-amount-1to32-sub-t32.h"
H A Dtest-assembler-cond-rd-rn-operand-rm-t32.cc70 M(sub) \
658 #include "aarch32/traces/assembler-cond-rd-rn-operand-rm-sub-t32.h"
H A Dtest-assembler-cond-rd-pc-operand-imm12-t32.cc54 M(sub)
1103 #include "aarch32/traces/assembler-cond-rd-pc-operand-imm12-sub-t32.h"
H A Dtest-assembler-cond-rd-rn-operand-imm12-t32.cc54 M(sub) \
1104 #include "aarch32/traces/assembler-cond-rd-rn-operand-imm12-sub-t32.h"
/third_party/python/Lib/test/test_warnings/
H A D__init__.py980 stderr = re.sub('<.*>', '<...>', stderr)
/third_party/mesa3d/src/amd/compiler/
H A Daco_lower_to_hw_instr.cpp1195 addsub_subdword_gfx11(Builder& bld, Definition dst, Operand src0, Operand src1, bool sub) in addsub_subdword_gfx11() argument
1198 bld.vop3(sub ? aco_opcode::v_sub_u16_e64 : aco_opcode::v_add_u16_e64, dst, src0, src1).instr; in addsub_subdword_gfx11()
1761 * copies is usually beneficial for sub-dword copies, but if doing in handle_operands()
/third_party/vixl/src/aarch32/
H A Ddisasm-aarch32.h1324 void sub(Condition cond,
1330 void sub(Condition cond, Register rd, const Operand& operand);
/third_party/vixl/test/aarch64/
H A Dtest-simulator-aarch64.cc4652 DEFINE_TEST_NEON_3SAME(sub, Basic)
4705 DEFINE_TEST_NEON_3SAME_SCALAR_D(sub, Basic)
H A Dtest-assembler-sve-aarch64.cc4425 AddSubFn sub = &MacroAssembler::Sub;
4428 IncDecZHelper(config, &MacroAssembler::Dech, cnth, sub, mult, kHRegSize);
4429 IncDecZHelper(config, &MacroAssembler::Decw, cntw, sub, mult, kSRegSize);
4430 IncDecZHelper(config, &MacroAssembler::Decd, cntd, sub, mult, kDRegSize);
4441 AddSubFn sub = &MacroAssembler::Uqsub;
4444 IncDecZHelper(config, &MacroAssembler::Uqdech, cnth, sub, mult, kHRegSize);
4445 IncDecZHelper(config, &MacroAssembler::Uqdecw, cntw, sub, mult, kSRegSize);
4446 IncDecZHelper(config, &MacroAssembler::Uqdecd, cntd, sub, mult, kDRegSize);
4457 AddSubFn sub = &MacroAssembler::Sqsub;
4460 IncDecZHelper(config, &MacroAssembler::Sqdech, cnth, sub, mul
[all...]
/third_party/elfutils/src/
H A Dreadelf.c3732 const unsigned char *const sub = q; in print_attributes() local
3740 if (unlikely (p - sub < (ptrdiff_t) sizeof subsection_len)) in print_attributes()
3751 || p - sub < (ptrdiff_t) subsection_len)) in print_attributes()
3755 q = sub + subsection_len; in print_attributes()
9014 /* The sub-opcode. */ in print_debug_line_section()
/third_party/node/deps/v8/src/codegen/arm64/
H A Dmacro-assembler-arm64.h141 kLimitShiftForSP, // Limit pre-shift for add/sub extend use.
443 V(sub, Sub) \
771 // Add and sub macros.
1092 // Add/sub with carry macros.
/third_party/python/Lib/
H A Dinspect.py1446 return re.sub(r'[\w\.]+', repl, repr(annotation))
/third_party/skia/third_party/externals/swiftshader/src/Shader/
H A DVertexProgram.cpp295 case Shader::OPCODE_SUB: sub(d, s0, s1); break; in program()

Completed in 82 milliseconds

1...<<41424344454647484950>>...52