Home
last modified time | relevance | path

Searched refs:set (Results 7451 - 7475 of 9728) sorted by relevance

1...<<291292293294295296297298299300>>...390

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Ddce_virtual.c736 DRM_DEBUG("[FM]set crtc %d vblank interrupt state %d\n", crtc, state); in dce_virtual_set_crtc_vblank_interrupt_state()
754 .set = dce_virtual_set_crtc_irq_state,
H A Djpeg_v2_5.c49 * jpeg_v2_5_early_init - set function pointers
408 * jpeg_v2_5_dec_ring_set_wptr - set write pointer
611 .set = jpeg_v2_5_set_interrupt_state,
/kernel/linux/linux-5.10/drivers/gpio/
H A Dgpio-davinci.c123 * Read the pin's value (works even if it's set up as output);
127 * right after you've set them may give old values.
141 * Assuming the pin is muxed as a gpio output, set its output value.
249 chips->chip.set = davinci_gpio_set; in davinci_gpio_probe()
281 * We expect irqs will normally be set up as input pins, but they can also be
477 * with outputs left at previously set levels, and so that VDD3P3V.IOPWDN0
478 * (dm6446) can be set appropriately for GPIOV33 pins.
569 /* set the direct IRQs up to use that irqchip */ in davinci_gpio_irq_setup()
587 * GPIOs are covered by each set of registers hence divide by 2 in davinci_gpio_irq_setup()
620 * bits be set/cleare in davinci_gpio_irq_setup()
[all...]
H A Dgpio-mockup.c434 gc->set = gpio_mockup_set; in gpio_mockup_probe()
H A Dgpio-pch.c216 gpio->set = pch_gpio_set; in pch_gpio_setup()
H A Dgpio-sch311x.c300 block->chip.set = sch311x_gpio_set; in sch311x_gpio_probe()
389 pr_err("Base address not set\n"); in sch311x_detect()
H A Dgpio-winbond.c213 * @warnonly: if set then a conflict isn't fatal (just warn about it),
493 .set = winbond_gpio_set,
626 pr_err("some GPIO ports are set both to push-pull and open drain mode at the same time\n"); in winbond_gpio_imatch()
705 * These two parameters below set how we configure GPIO ports output drivers.
711 "bitmask of GPIO ports to set to push-pull mode (bit 0 - GPIO1, bit 1 - GPIO2, etc.");
715 "bitmask of GPIO ports to set to open drain mode (bit 0 - GPIO1, bit 1 - GPIO2, etc.");
H A Dgpio-ws16c48.c36 * @io_state: bit I/O state (whether bit is set to input or output)
115 /* ensure that GPIO is set for input */ in ws16c48_gpio_get()
159 /* ensure that GPIO is set for output */ in ws16c48_gpio_set()
195 /* update output state data and set device gpio register */ in ws16c48_gpio_set_multiple()
410 ws16c48gpio->chip.set = ws16c48_gpio_set; in ws16c48_probe()
H A Dgpio-rcar.c483 gpio_chip->set = gpio_rcar_set; in gpio_rcar_probe()
H A Dgpio-pl061.c102 * gpio value is set again, because pl061 doesn't allow to set value of in pl061_direction_output()
309 pl061->gc.set = pl061_set_value; in pl061_probe()
H A Dgpio-104-dio-48e.c39 * @io_state: bit I/O state (whether bit is set to input or output)
168 /* ensure that GPIO is set for input */ in dio48e_gpio_get()
244 /* update output state data and set device gpio register */ in dio48e_gpio_set_multiple()
409 dio48egpio->chip.set = dio48e_gpio_set; in dio48e_probe()
H A Dgpio-dln2.c381 dev_err(dln2->gpio.parent, "failed to set event\n"); in dln2_irq_bus_unlock()
463 dln2->gpio.set = dln2_gpio_set; in dln2_gpio_probe()
H A Dgpio-f7188x.c158 .set = f7188x_gpio_set, \
/kernel/linux/linux-5.10/arch/x86/kvm/svm/
H A Dsvm.h464 uint32_t guest_irq, bool set);
/kernel/linux/linux-5.10/arch/arm/kernel/
H A Dentry-header.S68 * (CCR.STKALIGN set).
139 @ the sp to be restored is aligned or not set bit 9 of the saved xPSR
317 1: bug "Returning to usermode but unexpected PSR bits set?", \@
347 1: bug "Returning to usermode but unexpected PSR bits set?", \@
412 * We must set at least "tsk" and "why" when calling ret_with_reschedule.
/kernel/linux/linux-5.10/arch/arm/mach-omap1/
H A Dsleep.S162 @ set PWD_EN bit
/kernel/linux/linux-5.10/arch/powerpc/include/asm/
H A Dkvm_book3s_64.h418 * If it's present and writable, atomically set dirty and referenced bits and
431 * wait until H_PAGE_BUSY is clear then set it atomically in kvmppc_read_update_linux_pte()
521 * Note modification of an HPTE; set the HPTE modified bit
631 unsigned long clr, unsigned long set,
/kernel/linux/linux-5.10/arch/x86/kernel/
H A Dhead_64.S196 /* set up data segments */
215 * the per cpu areas are set up.
266 * jump. In addition we need to ensure %cs is set so we make this
290 pushq $__KERNEL_CS # set correct cs
301 * Boot CPU0 entry point. It's called from play_dead(). Everything has been set
302 * up already except stack. We just set up stack here. Then call
517 * Don't set NX because code runs from these pages.
/kernel/linux/linux-5.10/arch/x86/kernel/cpu/mtrr/
H A Dmtrr.c167 * resume, runtime cpu online and on an explicit request to set a in mtrr_rendezvous_handler()
173 * online). If we're doing that, @reg is set to something special and on in mtrr_rendezvous_handler()
179 mtrr_if->set(data->smp_reg, data->smp_base, in mtrr_rendezvous_handler()
223 * (the CPU vendors may each do it differently, so we call mtrr_if->set()
/kernel/linux/linux-5.10/arch/sparc/include/asm/
H A Dvio.h239 u8 set; member
/kernel/linux/linux-5.10/arch/riscv/kernel/
H A Dentry.S17 .set resume_kernel, restore_all
67 * Disable user-mode memory access as it should only be set in the
160 * When running is M-Mode (no MMU config), MPIE does not get set.
162 * handle_exception did not do set SR_IE as it always sees SR_PIE
212 * Seccomp already set return value for the current task pt_regs.
/kernel/linux/linux-5.10/arch/arc/kernel/
H A Dentry.S359 ; check if this task's NEED_RESCHED flag set
/kernel/linux/linux-5.10/arch/arm/mach-tegra/
H A Dsleep-tegra20.S356 str r1, [r0] @ set the save val to the addr
/kernel/linux/linux-5.10/arch/arm/lib/
H A Dlib1funcs.S55 @ set curbit accordingly. This allows for curbit to be located
/kernel/linux/linux-5.10/arch/arm/mm/
H A Dabort-lv4t.S197 tst r8, #1 << 10 @ If 'S' (signed) bit is set

Completed in 23 milliseconds

1...<<291292293294295296297298299300>>...390