Home
last modified time | relevance | path

Searched refs:reset (Results 551 - 575 of 3973) sorted by relevance

1...<<21222324252627282930>>...159

/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
H A Dbase.c106 if (pmu->func->reset) in nvkm_pmu_reset()
107 pmu->func->reset(pmu); in nvkm_pmu_reset()
/kernel/linux/linux-5.10/drivers/net/ethernet/chelsio/cxgb/
H A Dmv88x201x.c80 * a full chip reset is used. in mv88x201x_reset()
200 .reset = mv88x201x_reset,
258 .reset = mv88x201x_phy_reset
H A Dmy3126.c12 * a full chip reset is used. in my3126_reset()
160 .reset = my3126_reset,
209 .reset = my3126_phy_reset
/kernel/linux/linux-5.10/drivers/s390/cio/
H A Dqdio_thinint.c171 static int set_subchannel_ind(struct qdio_irq *irq_ptr, int reset) in set_subchannel_ind() argument
177 if (reset) { in set_subchannel_ind()
222 /* reset adapter interrupt indicators */ in qdio_shutdown_thinint()
/kernel/linux/linux-5.10/drivers/phy/renesas/
H A Dphy-rcar-gen3-usb3.c31 #define CLKSET1_PHYRESET BIT(4) /* 1: reset */
57 static void write_clkset1_for_usb_extal(struct rcar_gen3_usb3 *r, bool reset) in write_clkset1_for_usb_extal() argument
62 if (reset) in write_clkset1_for_usb_extal()
/kernel/linux/linux-5.10/drivers/scsi/ufs/
H A Dufs-qcom.h8 #include <linux/reset-controller.h>
9 #include <linux/reset.h>
159 * Make sure assertion of ufs phy reset is written to in ufs_qcom_assert_reset()
171 * Make sure de-assertion of ufs phy reset is written to in ufs_qcom_deassert_reset()
/kernel/linux/linux-5.10/tools/perf/util/c++/
H A Dclang.cpp175 perf::LLVMCtx.reset(new llvm::LLVMContext()); in perf_clang__init()
184 perf::LLVMCtx.reset(nullptr); in perf_clang__cleanup()
/kernel/linux/linux-5.10/include/uapi/linux/
H A Dfd.h93 reset, /* maximal number of errors before a reset is tried */ member
245 * reset FDC
248 FD_RESET_IF_NEEDED, /* reset only if the reset flags is set */
250 FD_RESET_ALWAYS /* reset always */
266 unsigned int reset:1; member
284 * disagreement, it will be possible to reset the FDC without
352 #define FD_RAW_HARDFAILURE 0x20000 /* fdc had to be reset, or timed out */
/kernel/linux/linux-5.10/drivers/net/wireless/ti/wlcore/
H A Dio.c190 if (wl->if_ops->reset) in wl1271_io_reset()
191 wl->if_ops->reset(wl->dev); in wl1271_io_reset()
/kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/
H A Dsun8i_mixer.h11 #include <linux/reset.h>
178 struct reset_control *reset; member
/kernel/linux/linux-5.10/drivers/reset/
H A Dreset-meson-audio-arb.c9 #include <linux/reset-controller.h>
12 #include <dt-bindings/reset/amlogic,meson-axg-audio-arb.h>
184 /* Register reset controller */ in meson_audio_arb_probe()
187 dev_err(dev, "failed to register arb reset controller\n"); in meson_audio_arb_probe()
198 .name = "meson-audio-arb-reset",
H A Dreset-lantiq.c13 #include <linux/reset-controller.h>
79 dev_err(priv->dev, "Failed to set reset bit %u\n", set); in lantiq_rcu_reset_update()
120 .reset = lantiq_rcu_reset_reset,
137 dev_err(&pdev->dev, "Failed to get RCU reset offset\n"); in lantiq_rcu_reset_of_parse()
193 { .compatible = "lantiq,danube-reset", },
194 { .compatible = "lantiq,xrx200-reset", },
202 .name = "lantiq-reset",
H A Dreset-ti-syscon.c2 * TI SYSCON regmap reset driver
23 #include <linux/reset-controller.h>
25 #include <dt-bindings/reset/ti-syscon.h>
28 * struct ti_syscon_reset_control - reset control structure
29 * @assert_offset: reset assert control register offset from syscon base
30 * @assert_bit: reset assert bit in the reset assert control register
31 * @deassert_offset: reset deassert control register offset from syscon base
32 * @deassert_bit: reset deassert bit in the reset deasser
[all...]
/kernel/linux/linux-6.6/drivers/net/dsa/microchip/
H A Dksz_spi.c117 if (dev->dev_ops->reset) in ksz_spi_shutdown()
118 dev->dev_ops->reset(dev); in ksz_spi_shutdown()
/kernel/linux/linux-6.6/drivers/accel/ivpu/
H A Divpu_hw.h16 int (*reset)(struct ivpu_device *vdev); member
97 ivpu_dbg(vdev, PM, "HW reset\n"); in ivpu_hw_reset()
99 return vdev->hw->ops->reset(vdev); in ivpu_hw_reset()
/kernel/linux/linux-6.6/drivers/ufs/host/
H A Dufs-qcom.h8 #include <linux/reset-controller.h>
9 #include <linux/reset.h>
152 * Make sure assertion of ufs phy reset is written to in ufs_qcom_assert_reset()
164 * Make sure de-assertion of ufs phy reset is written to in ufs_qcom_deassert_reset()
/kernel/linux/linux-6.6/drivers/reset/
H A Dreset-meson-audio-arb.c10 #include <linux/reset-controller.h>
13 #include <dt-bindings/reset/amlogic,meson-axg-audio-arb.h>
182 /* Register reset controller */ in meson_audio_arb_probe()
185 dev_err(dev, "failed to register arb reset controller\n"); in meson_audio_arb_probe()
196 .name = "meson-audio-arb-reset",
H A Dreset-lantiq.c13 #include <linux/reset-controller.h>
79 dev_err(priv->dev, "Failed to set reset bit %u\n", set); in lantiq_rcu_reset_update()
120 .reset = lantiq_rcu_reset_reset,
137 dev_err(&pdev->dev, "Failed to get RCU reset offset\n"); in lantiq_rcu_reset_of_parse()
192 { .compatible = "lantiq,danube-reset", },
193 { .compatible = "lantiq,xrx200-reset", },
201 .name = "lantiq-reset",
H A Dreset-microchip-sparx5.c15 #include <linux/reset-controller.h>
41 /* Make sure the core is PROTECTED from reset */ in sparx5_switch_reset()
45 /* Start soft reset */ in sparx5_switch_reset()
49 /* Wait for soft reset done */ in sparx5_switch_reset()
62 .reset = sparx5_reset_noop,
129 /* Issue the reset very early, our actual reset callback is a noop. */ in mchp_sparx5_reset_probe()
153 .compatible = "microchip,sparx5-switch-reset",
156 .compatible = "microchip,lan966x-switch-reset",
165 .name = "sparx5-switch-reset",
[all...]
H A Dreset-rzg2l-usbphy-ctrl.c13 #include <linux/reset.h>
14 #include <linux/reset-controller.h>
122 "failed to get reset\n"); in rzg2l_usbphy_ctrl_probe()
149 /* put pll and phy into reset state */ in rzg2l_usbphy_ctrl_probe()
H A Dreset-qcom-pdc.c10 #include <linux/reset-controller.h>
12 #include <dt-bindings/reset/qcom,sdm845-pdc.h>
34 .name = "pdc-reset",
H A Dreset-ti-syscon.c3 * TI SYSCON regmap reset driver
15 #include <linux/reset-controller.h>
17 #include <dt-bindings/reset/ti-syscon.h>
20 * struct ti_syscon_reset_control - reset control structure
21 * @assert_offset: reset assert control register offset from syscon base
22 * @assert_bit: reset assert bit in the reset assert control register
23 * @deassert_offset: reset deassert control register offset from syscon base
24 * @deassert_bit: reset deassert bit in the reset deasser
[all...]
/kernel/linux/linux-6.6/drivers/vfio/pci/pds/
H A Dpci_drv.c32 * initiate a deferred reset. Issue a deferred reset in the following in pds_vfio_recovery()
51 * responsibility to reset the device. in pds_vfio_recovery()
54 * state transition, then the deferred reset state will be set to in pds_vfio_recovery()
85 __func__, event->reset.state); in pds_vfio_pci_notify_handler()
90 if (event->reset.state == 1) in pds_vfio_pci_notify_handler()
/kernel/linux/linux-6.6/drivers/clk/bcm/
H A Dclk-nsp.c38 .reset = RESET_VAL(0x0, 11, 10),
95 .reset = RESET_VAL(0x0, 23, 22),
/kernel/linux/linux-6.6/drivers/clk/ux500/
H A Dreset-prcc.c12 #include <linux/reset-controller.h>
17 #include "reset-prcc.h"
26 * Reset registers in each PRCC - the reset lines are active low
28 * want to put into reset into the CLEAR register, this will assert
29 * the reset by pulling the line low. SET take the device out of
30 * reset. The status reflects the actual state of the line.
74 pr_debug("PRCC cycle reset id %lu, bit %u\n", id, bit); in u8500_prcc_reset()
77 * Assert reset and then release it. The one microsecond in u8500_prcc_reset()
95 pr_debug("PRCC assert reset id %lu, bit %u\n", id, bit); in u8500_prcc_reset_assert()
108 pr_debug("PRCC deassert reset i in u8500_prcc_reset_deassert()
[all...]

Completed in 17 milliseconds

1...<<21222324252627282930>>...159