Searched refs:reset (Results 2901 - 2925 of 6992) sorted by relevance
1...<<111112113114115116117118119120>>...280
/kernel/linux/linux-5.10/drivers/gpu/drm/gma500/ |
H A D | mdfld_tmd_vid.c | 195 .reset = mdfld_dsi_panel_reset,
|
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/ |
H A D | intel_engine_pm.c | 49 ce->ops->reset(ce); in __engine_unpark() 185 /* Context switch failed, hope for the best! Maybe reset? */ in switch_to_kernel_context() 253 /* Must be reset upon idling, or we may miss the busy wakeup. */ in __engine_park()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/bochs/ |
H A D | bochs_kms.c | 98 .reset = drm_atomic_helper_connector_reset,
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dmub/ |
H A D | dmub_srv.h | 243 void (*reset)(struct dmub_srv *dmub); member 453 * dmub_srv_hw_reset() - puts the DMUB hardware in reset state if initialized 457 * memory we'll need to put the DMCUB into reset first.
|
/kernel/linux/linux-5.10/drivers/media/rc/ |
H A D | ir-xmp-decoder.c | 40 if (ev.reset) in ir_xmp_decode()
|
H A D | ir-jvc-decoder.c | 43 if (ev.reset) in ir_jvc_decode()
|
H A D | ir-sanyo-decoder.c | 54 if (ev.reset) { in ir_sanyo_decode() 55 dev_dbg(&dev->dev, "SANYO event reset received. reset to state 0\n"); in ir_sanyo_decode()
|
H A D | ir-sharp-decoder.c | 46 if (ev.reset) in ir_sharp_decode()
|
H A D | ir-rcmm-decoder.c | 72 if (ev.reset) in ir_rcmm_decode()
|
/kernel/linux/linux-5.10/drivers/pinctrl/sunxi/ |
H A D | pinctrl-sun9i-a80-r.c | 17 #include <linux/reset.h>
|
/kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/ |
H A D | sun4i_rgb.c | 154 .reset = drm_atomic_helper_connector_reset,
|
/kernel/linux/linux-5.10/drivers/reset/ |
H A D | reset-ti-sci.c | 2 * Texas Instrument's System Control Interface (TI-SCI) reset driver 22 #include <linux/reset-controller.h> 26 * struct ti_sci_reset_control - reset control structure 28 * @reset_mask: reset mask to use for toggling reset 38 * struct ti_sci_reset_data - reset controller information structure 39 * @rcdev: reset controller entity 40 * @dev: reset controller device pointer 42 * @idr: idr structure for mapping ids to reset control structures 55 * ti_sci_reset_set() - program a device's reset [all...] |
/kernel/linux/linux-5.10/drivers/reset/sti/ |
H A D | reset-stih407.c | 10 #include <dt-bindings/reset/stih407-resets.h> 11 #include "reset-syscfg.h" 32 /* Ethernet powerdown/status/reset */ 102 /* PicoPHY reset/control */ 149 .name = "reset-stih407",
|
/kernel/linux/linux-5.10/drivers/staging/fbtft/ |
H A D | fb_upd161704.c | 26 par->fbtftops.reset(par); in init_display() 30 /* register reset */ in init_display() 31 write_reg(par, 0x0003, 0x0001); /* Soft reset */ in init_display()
|
H A D | fb_hx8340bn.c | 36 par->fbtftops.reset(par); in init_display()
|
H A D | fb_ili9341.c | 31 par->fbtftops.reset(par); in init_display()
|
H A D | fb_seps525.c | 99 par->fbtftops.reset(par); in init_display()
|
H A D | fb_sh1106.c | 35 par->fbtftops.reset(par); in init_display()
|
H A D | fb_st7789v.c | 85 par->fbtftops.reset(par); in init_display()
|
H A D | fb_ssd1325.c | 36 par->fbtftops.reset(par); in init_display()
|
H A D | fb_ssd1305.c | 35 par->fbtftops.reset(par); in init_display()
|
/kernel/linux/linux-5.10/drivers/staging/comedi/drivers/ |
H A D | jr3_pci.h | 142 * bit latches, and must be reset by the user. 232 * The latched bits will not be reset once the threshold which set them is 233 * no longer true. In that case the user must reset them using the reset_bit 482 * command (pg. 40), or the read and reset peaks command (pg. 39). 523 * rate_count is reset to 0. When setting a new rate divisor, it is 733 u32 reset; /* 0x60000 - 0x60004 */ member
|
/kernel/linux/linux-5.10/include/linux/mfd/ |
H A D | ucb1x00.h | 114 void (*reset)(enum ucb1x00_reset); member
|
/kernel/linux/linux-6.6/drivers/mmc/host/ |
H A D | sdhci-spear.c | 39 .reset = sdhci_reset,
|
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/ |
H A D | dib0090.h | 44 int (*reset) (struct dvb_frontend *, int); member
|
Completed in 13 milliseconds
1...<<111112113114115116117118119120>>...280