Home
last modified time | relevance | path

Searched refs:rate (Results 476 - 500 of 3915) sorted by relevance

1...<<11121314151617181920>>...157

/kernel/linux/linux-6.6/drivers/net/ethernet/mellanox/mlx5/core/
H A Drl.c107 /* Finds an entry where we can register the given rate
108 * If the rate already exists, return the entry where it is registered,
160 bool mlx5_rl_is_in_range(struct mlx5_core_dev *dev, u32 rate) in mlx5_rl_is_in_range() argument
164 return (rate <= table->max_rate && rate >= table->min_rate); in mlx5_rl_is_in_range()
171 return ((rl_0->rate == rl_1->rate) && in mlx5_rl_are_equal()
193 /* The index represents the index in HW rate limit table in mlx5_rl_table_get()
194 * Index 0 is reserved for unlimited rate in mlx5_rl_table_get()
245 u32 rate; in mlx5_rl_add_rate_raw() local
[all...]
/kernel/linux/linux-6.6/sound/soc/codecs/
H A Dmax98925.c204 /* codec sample rate and n/m dividers parameter table */
206 int rate; member
211 .rate = 8000,
216 .rate = 11025,
221 .rate = 12000,
226 .rate = 16000,
231 .rate = 22050,
236 .rate = 24000,
241 .rate = 32000,
246 .rate
257 max98925_rate_value(struct snd_soc_component *component, int rate, int clock, int *value, int *n, int *m) max98925_rate_value() argument
351 int rate = params_rate(params); max98925_set_clock() local
[all...]
/kernel/linux/linux-5.10/drivers/clk/sunxi-ng/
H A Dccu_sdm.h14 unsigned long rate; member
55 unsigned long rate);
61 unsigned long rate);
69 unsigned long rate,
H A Dccu_gate.c79 unsigned long rate = parent_rate; in ccu_gate_recalc_rate() local
82 rate /= cg->common.prediv; in ccu_gate_recalc_rate()
84 return rate; in ccu_gate_recalc_rate()
87 static long ccu_gate_round_rate(struct clk_hw *hw, unsigned long rate, in ccu_gate_round_rate() argument
97 unsigned long best_parent = rate; in ccu_gate_round_rate()
107 static int ccu_gate_set_rate(struct clk_hw *hw, unsigned long rate, in ccu_gate_set_rate() argument
H A Dccu_frac.c54 unsigned long rate) in ccu_frac_helper_has_rate()
59 return (cf->rates[0] == rate) || (cf->rates[1] == rate); in ccu_frac_helper_has_rate()
85 unsigned long rate, u32 lock) in ccu_frac_helper_set_rate()
93 if (cf->rates[0] == rate) in ccu_frac_helper_set_rate()
95 else if (cf->rates[1] == rate) in ccu_frac_helper_set_rate()
52 ccu_frac_helper_has_rate(struct ccu_common *common, struct ccu_frac_internal *cf, unsigned long rate) ccu_frac_helper_has_rate() argument
83 ccu_frac_helper_set_rate(struct ccu_common *common, struct ccu_frac_internal *cf, unsigned long rate, u32 lock) ccu_frac_helper_set_rate() argument
/kernel/linux/linux-6.6/drivers/net/ethernet/microchip/sparx5/
H A Dsparx5_police.c15 u64 rate; in sparx5_policer_service_conf_set() local
20 rate = pol->rate * 1000; in sparx5_policer_service_conf_set()
23 pup_tokens = sparx5_sdlb_pup_token_get(sparx5, g->pup_interval, rate); in sparx5_policer_service_conf_set()
/kernel/linux/linux-6.6/drivers/clk/sunxi-ng/
H A Dccu_sdm.h14 unsigned long rate; member
55 unsigned long rate);
61 unsigned long rate);
69 unsigned long rate,
H A Dccu_gate.c82 unsigned long rate = parent_rate; in ccu_gate_recalc_rate() local
85 rate /= cg->common.prediv; in ccu_gate_recalc_rate()
87 return rate; in ccu_gate_recalc_rate()
90 static long ccu_gate_round_rate(struct clk_hw *hw, unsigned long rate, in ccu_gate_round_rate() argument
100 unsigned long best_parent = rate; in ccu_gate_round_rate()
110 static int ccu_gate_set_rate(struct clk_hw *hw, unsigned long rate, in ccu_gate_set_rate() argument
H A Dccu_frac.c57 unsigned long rate) in ccu_frac_helper_has_rate()
62 return (cf->rates[0] == rate) || (cf->rates[1] == rate); in ccu_frac_helper_has_rate()
90 unsigned long rate, u32 lock) in ccu_frac_helper_set_rate()
98 if (cf->rates[0] == rate) in ccu_frac_helper_set_rate()
100 else if (cf->rates[1] == rate) in ccu_frac_helper_set_rate()
55 ccu_frac_helper_has_rate(struct ccu_common *common, struct ccu_frac_internal *cf, unsigned long rate) ccu_frac_helper_has_rate() argument
88 ccu_frac_helper_set_rate(struct ccu_common *common, struct ccu_frac_internal *cf, unsigned long rate, u32 lock) ccu_frac_helper_set_rate() argument
/kernel/linux/linux-5.10/drivers/clk/qcom/
H A Dclk-regmap-divider.c18 static long div_round_ro_rate(struct clk_hw *hw, unsigned long rate, in div_round_ro_rate() argument
29 return divider_ro_round_rate(hw, rate, prate, NULL, divider->width, in div_round_ro_rate()
33 static long div_round_rate(struct clk_hw *hw, unsigned long rate, in div_round_rate() argument
38 return divider_round_rate(hw, rate, prate, NULL, divider->width, in div_round_rate()
42 static int div_set_rate(struct clk_hw *hw, unsigned long rate, in div_set_rate() argument
49 div = divider_get_val(rate, parent_rate, NULL, divider->width, in div_set_rate()
/kernel/linux/linux-5.10/drivers/clk/actions/
H A Dowl-composite.h30 union owl_rate rate; member
42 .rate.div_hw = _div, \
56 .rate.div_hw = _div, \
71 .rate.factor_hw = _factor, \
85 .rate.fix_fact_hw.mult = _mul, \
86 .rate.fix_fact_hw.div = _div, \
/kernel/linux/linux-5.10/drivers/clk/mxs/
H A Dclk-ref.c20 * clock has a gate control and a fractional * divider. The rate is calculated
21 * as pll rate * (18 / FRAC), where FRAC = 18 ~ 35.
60 static long clk_ref_round_rate(struct clk_hw *hw, unsigned long rate, in clk_ref_round_rate() argument
67 tmp = tmp * 18 + rate / 2; in clk_ref_round_rate()
68 do_div(tmp, rate); in clk_ref_round_rate()
83 static int clk_ref_set_rate(struct clk_hw *hw, unsigned long rate, in clk_ref_set_rate() argument
92 tmp = tmp * 18 + rate / 2; in clk_ref_set_rate()
93 do_div(tmp, rate); in clk_ref_set_rate()
H A Dclk-frac.c47 static long clk_frac_round_rate(struct clk_hw *hw, unsigned long rate, in clk_frac_round_rate() argument
55 if (rate > parent_rate) in clk_frac_round_rate()
58 tmp = rate; in clk_frac_round_rate()
73 static int clk_frac_set_rate(struct clk_hw *hw, unsigned long rate, in clk_frac_set_rate() argument
81 if (rate > parent_rate) in clk_frac_set_rate()
84 tmp = rate; in clk_frac_set_rate()
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-pfd.c64 static long clk_pfd_round_rate(struct clk_hw *hw, unsigned long rate, in clk_pfd_round_rate() argument
70 tmp = tmp * 18 + rate / 2; in clk_pfd_round_rate()
71 do_div(tmp, rate); in clk_pfd_round_rate()
84 static int clk_pfd_set_rate(struct clk_hw *hw, unsigned long rate, in clk_pfd_set_rate() argument
91 tmp = tmp * 18 + rate / 2; in clk_pfd_set_rate()
92 do_div(tmp, rate); in clk_pfd_set_rate()
H A Dclk-pllv1.c61 unsigned long rate; in clk_pllv1_recalc_rate() local
66 * Get the resulting clock rate from a PLL register value and the input in clk_pllv1_recalc_rate()
96 rate = parent_rate * 2; in clk_pllv1_recalc_rate()
97 rate /= pd + 1; in clk_pllv1_recalc_rate()
99 ull = (unsigned long long)rate * mfn_abs; in clk_pllv1_recalc_rate()
104 ull = (rate * mfi) - ull; in clk_pllv1_recalc_rate()
106 ull = (rate * mfi) + ull; in clk_pllv1_recalc_rate()
/kernel/linux/linux-6.6/drivers/clk/actions/
H A Dowl-composite.h30 union owl_rate rate; member
42 .rate.div_hw = _div, \
56 .rate.div_hw = _div, \
71 .rate.factor_hw = _factor, \
85 .rate.fix_fact_hw.mult = _mul, \
86 .rate.fix_fact_hw.div = _div, \
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-pfd.c65 static long clk_pfd_round_rate(struct clk_hw *hw, unsigned long rate, in clk_pfd_round_rate() argument
71 tmp = tmp * 18 + rate / 2; in clk_pfd_round_rate()
72 do_div(tmp, rate); in clk_pfd_round_rate()
85 static int clk_pfd_set_rate(struct clk_hw *hw, unsigned long rate, in clk_pfd_set_rate() argument
92 tmp = tmp * 18 + rate / 2; in clk_pfd_set_rate()
93 do_div(tmp, rate); in clk_pfd_set_rate()
H A Dclk-pllv1.c60 unsigned long rate; in clk_pllv1_recalc_rate() local
65 * Get the resulting clock rate from a PLL register value and the input in clk_pllv1_recalc_rate()
95 rate = parent_rate * 2; in clk_pllv1_recalc_rate()
96 rate /= pd + 1; in clk_pllv1_recalc_rate()
98 ull = (unsigned long long)rate * mfn_abs; in clk_pllv1_recalc_rate()
103 ull = (rate * mfi) - ull; in clk_pllv1_recalc_rate()
105 ull = (rate * mfi) + ull; in clk_pllv1_recalc_rate()
/kernel/linux/linux-6.6/drivers/clk/qcom/
H A Dclk-regmap-divider.c18 static long div_round_ro_rate(struct clk_hw *hw, unsigned long rate, in div_round_ro_rate() argument
29 return divider_ro_round_rate(hw, rate, prate, NULL, divider->width, in div_round_ro_rate()
33 static long div_round_rate(struct clk_hw *hw, unsigned long rate, in div_round_rate() argument
38 return divider_round_rate(hw, rate, prate, NULL, divider->width, in div_round_rate()
42 static int div_set_rate(struct clk_hw *hw, unsigned long rate, in div_set_rate() argument
49 div = divider_get_val(rate, parent_rate, NULL, divider->width, in div_set_rate()
/kernel/linux/linux-6.6/drivers/clk/mxs/
H A Dclk-ref.c20 * clock has a gate control and a fractional * divider. The rate is calculated
21 * as pll rate * (18 / FRAC), where FRAC = 18 ~ 35.
60 static long clk_ref_round_rate(struct clk_hw *hw, unsigned long rate, in clk_ref_round_rate() argument
67 tmp = tmp * 18 + rate / 2; in clk_ref_round_rate()
68 do_div(tmp, rate); in clk_ref_round_rate()
83 static int clk_ref_set_rate(struct clk_hw *hw, unsigned long rate, in clk_ref_set_rate() argument
92 tmp = tmp * 18 + rate / 2; in clk_ref_set_rate()
93 do_div(tmp, rate); in clk_ref_set_rate()
H A Dclk-frac.c47 static long clk_frac_round_rate(struct clk_hw *hw, unsigned long rate, in clk_frac_round_rate() argument
55 if (rate > parent_rate) in clk_frac_round_rate()
58 tmp = rate; in clk_frac_round_rate()
73 static int clk_frac_set_rate(struct clk_hw *hw, unsigned long rate, in clk_frac_set_rate() argument
81 if (rate > parent_rate) in clk_frac_set_rate()
84 tmp = rate; in clk_frac_set_rate()
/kernel/linux/linux-6.6/drivers/clk/samsung/
H A Dclk-pll.h50 .rate = PLL_VALID_RATE(_fin, _rate, \
59 .rate = PLL_VALID_RATE(_fin, _rate, \
69 .rate = PLL_VALID_RATE(_fin, _rate, \
79 .rate = PLL_VALID_RATE(_fin, _rate, \
90 .rate = PLL_VALID_RATE(_fin, _rate, \
104 unsigned int rate; member
/kernel/linux/linux-6.6/drivers/clk/ti/
H A Ddpll3xxx.c176 * bypass mode, the DPLL's rate is set equal to its parent clock's
177 * rate. Waits for the DPLL to report readiness before returning.
493 * omap3_dpll_recalc - recalculate DPLL rate
495 * @parent_rate: clock rate of the DPLL parent
497 * Recalculate and propagate the DPLL rate.
513 * The choice of modes depends on the DPLL's programmed rate: if it is
573 /* Non-CORE DPLL rate set code */
576 * omap3_noncore_dpll_determine_rate - determine rate for a DPLL
577 * @hw: pointer to the clock to determine rate for
578 * @req: target rate reques
647 omap3_noncore_dpll_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) omap3_noncore_dpll_set_rate() argument
695 omap3_noncore_dpll_set_rate_and_parent(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate, u8 index) omap3_noncore_dpll_set_rate_and_parent() argument
844 unsigned long rate; omap3_clkoutx2_recalc() local
1010 omap3_dpll4_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) omap3_dpll4_set_rate() argument
1038 omap3_dpll4_set_rate_and_parent(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate, u8 index) omap3_dpll4_set_rate_and_parent() argument
1055 unsigned int rate, m, n; omap3_dpll5_apply_errata() member
1106 omap3_dpll5_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) omap3_dpll5_set_rate() argument
[all...]
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtw88/
H A Dtx.c67 tx_desc->w4 = le32_encode_bits(pkt_info->rate, RTW_TX_DESC_W4_DATARATE); in rtw_tx_fill_tx_desc()
110 u8 rate; in get_highest_ht_tx_rate() local
113 rate = DESC_RATEMCS15; in get_highest_ht_tx_rate()
115 rate = DESC_RATEMCS7; in get_highest_ht_tx_rate()
117 return rate; in get_highest_ht_tx_rate()
124 u8 rate; in get_highest_vht_tx_rate() local
131 rate = DESC_RATEVHT1SS_MCS7; in get_highest_vht_tx_rate()
134 rate = DESC_RATEVHT1SS_MCS8; in get_highest_vht_tx_rate()
138 rate = DESC_RATEVHT1SS_MCS9; in get_highest_vht_tx_rate()
144 rate in get_highest_vht_tx_rate()
340 u8 rate = DESC_RATE6M; rtw_tx_data_pkt_info_update() local
[all...]
/kernel/linux/linux-5.10/sound/soc/codecs/
H A Dadau1977.c246 * depending on the rate.
248 static int adau1977_lookup_fs(unsigned int rate) in adau1977_lookup_fs() argument
250 if (rate >= 8000 && rate <= 12000) in adau1977_lookup_fs()
252 else if (rate >= 16000 && rate <= 24000) in adau1977_lookup_fs()
254 else if (rate >= 32000 && rate <= 48000) in adau1977_lookup_fs()
256 else if (rate >= 64000 && rate < in adau1977_lookup_fs()
264 adau1977_lookup_mcs(struct adau1977 *adau1977, unsigned int rate, unsigned int fs) adau1977_lookup_mcs() argument
298 unsigned int rate = params_rate(params); adau1977_hw_params() local
[all...]

Completed in 12 milliseconds

1...<<11121314151617181920>>...157