/third_party/mesa3d/src/gallium/auxiliary/hud/ |
H A D | hud_private.h | 31 #include "pipe/p_context.h" 32 #include "pipe/p_state.h" 51 struct pipe_context *pipe; member 109 void (*begin_query)(struct hud_graph *gr, struct pipe_context *pipe); 110 void (*query_new_value)(struct hud_graph *gr, struct pipe_context *pipe); 112 void (*free_query_data)(void *ptr, struct pipe_context *pipe); 180 struct pipe_context *pipe); 182 struct pipe_context *pipe); 184 struct pipe_context *pipe);
|
/third_party/mesa3d/src/gallium/drivers/softpipe/ |
H A D | sp_state_image.c | 29 static void softpipe_set_shader_images(struct pipe_context *pipe, in softpipe_set_shader_images() argument 36 struct softpipe_context *softpipe = softpipe_context(pipe); in softpipe_set_shader_images() 63 static void softpipe_set_shader_buffers(struct pipe_context *pipe, in softpipe_set_shader_buffers() argument 70 struct softpipe_context *softpipe = softpipe_context(pipe); in softpipe_set_shader_buffers() 90 void softpipe_init_image_funcs(struct pipe_context *pipe) in softpipe_init_image_funcs() argument 92 pipe->set_shader_images = softpipe_set_shader_images; in softpipe_init_image_funcs() 93 pipe->set_shader_buffers = softpipe_set_shader_buffers; in softpipe_init_image_funcs()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/ |
H A D | drm_vblank_work.c | 59 drm_vblank_put(vblank->dev, vblank->pipe); in drm_handle_vblank_works() 78 drm_vblank_put(vblank->dev, vblank->pipe); in drm_vblank_cancel_pending_works() 127 ret = drm_vblank_get(dev, vblank->pipe); in drm_vblank_work_schedule() 138 cur_vbl = drm_vblank_count(dev, vblank->pipe); in drm_vblank_work_schedule() 143 vblank->pipe, count, cur_vbl); in drm_vblank_work_schedule() 146 drm_vblank_put(dev, vblank->pipe); in drm_vblank_work_schedule() 191 drm_vblank_put(vblank->dev, vblank->pipe); in drm_vblank_work_cancel_sync() 257 vblank->pipe); in drm_vblank_worker_init()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/ |
H A D | reg.h | 58 #define VGT_SPRSTRIDE(pipe) _PIPE(pipe, _SPRA_STRIDE, _PLANE_STRIDE_2_B) 60 #define _REG_701C0(pipe, plane) (0x701c0 + pipe * 0x1000 + (plane - 1) * 0x100) 61 #define _REG_701C4(pipe, plane) (0x701c4 + pipe * 0x1000 + (plane - 1) * 0x100) 63 #define SKL_FLIP_EVENT(pipe, plane) (PRIMARY_A_FLIP_DONE + (plane) * 3 + (pipe))
|
/kernel/linux/linux-6.6/drivers/gpu/drm/ |
H A D | drm_vblank_work.c | 59 drm_vblank_put(vblank->dev, vblank->pipe); in drm_handle_vblank_works() 78 drm_vblank_put(vblank->dev, vblank->pipe); in drm_vblank_cancel_pending_works() 127 ret = drm_vblank_get(dev, vblank->pipe); in drm_vblank_work_schedule() 138 cur_vbl = drm_vblank_count(dev, vblank->pipe); in drm_vblank_work_schedule() 143 vblank->pipe, count, cur_vbl); in drm_vblank_work_schedule() 146 drm_vblank_put(dev, vblank->pipe); in drm_vblank_work_schedule() 191 drm_vblank_put(vblank->dev, vblank->pipe); in drm_vblank_work_cancel_sync() 257 vblank->pipe); in drm_vblank_worker_init()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/gvt/ |
H A D | reg.h | 58 #define VGT_SPRSTRIDE(pipe) _PIPE(pipe, _SPRA_STRIDE, _PLANE_STRIDE_2_B) 60 #define _REG_701C0(pipe, plane) (0x701c0 + pipe * 0x1000 + (plane - 1) * 0x100) 61 #define _REG_701C4(pipe, plane) (0x701c4 + pipe * 0x1000 + (plane - 1) * 0x100) 63 #define SKL_FLIP_EVENT(pipe, plane) (PRIMARY_A_FLIP_DONE + (plane) * 3 + (pipe))
|
/third_party/mesa3d/src/gallium/auxiliary/draw/ |
H A D | draw_pipe_wide_line.c | 31 #include "pipe/p_context.h" 32 #include "pipe/p_defines.h" 33 #include "pipe/p_shader_tokens.h" 145 struct pipe_context *pipe = draw->pipe; in wideline_first_line() local 152 pipe->bind_rasterizer_state(pipe, r); in wideline_first_line() 164 struct pipe_context *pipe = draw->pipe; in wideline_flush() local 172 pipe in wideline_flush() [all...] |
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
H A D | amdgpu_gfx.c | 39 int pipe, int queue) in amdgpu_gfx_mec_queue_to_bit() 45 bit += pipe * adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_mec_queue_to_bit() 52 int *mec, int *pipe, int *queue) in amdgpu_queue_mask_bit_to_mec_queue() 55 *pipe = (bit / adev->gfx.mec.num_queue_per_pipe) in amdgpu_queue_mask_bit_to_mec_queue() 63 int mec, int pipe, int queue) in amdgpu_gfx_is_mec_queue_enabled() 65 return test_bit(amdgpu_gfx_mec_queue_to_bit(adev, mec, pipe, queue), in amdgpu_gfx_is_mec_queue_enabled() 70 int me, int pipe, int queue) in amdgpu_gfx_me_queue_to_bit() 76 bit += pipe * adev->gfx.me.num_queue_per_pipe; in amdgpu_gfx_me_queue_to_bit() 83 int *me, int *pipe, int *queue) in amdgpu_gfx_bit_to_me_queue() 86 *pipe in amdgpu_gfx_bit_to_me_queue() 38 amdgpu_gfx_mec_queue_to_bit(struct amdgpu_device *adev, int mec, int pipe, int queue) amdgpu_gfx_mec_queue_to_bit() argument 51 amdgpu_queue_mask_bit_to_mec_queue(struct amdgpu_device *adev, int bit, int *mec, int *pipe, int *queue) amdgpu_queue_mask_bit_to_mec_queue() argument 62 amdgpu_gfx_is_mec_queue_enabled(struct amdgpu_device *adev, int mec, int pipe, int queue) amdgpu_gfx_is_mec_queue_enabled() argument 69 amdgpu_gfx_me_queue_to_bit(struct amdgpu_device *adev, int me, int pipe, int queue) amdgpu_gfx_me_queue_to_bit() argument 82 amdgpu_gfx_bit_to_me_queue(struct amdgpu_device *adev, int bit, int *me, int *pipe, int *queue) amdgpu_gfx_bit_to_me_queue() argument 92 amdgpu_gfx_is_me_queue_enabled(struct amdgpu_device *adev, int me, int pipe, int queue) amdgpu_gfx_is_me_queue_enabled() argument 195 amdgpu_gfx_is_high_priority_compute_queue(struct amdgpu_device *adev, int pipe, int queue) amdgpu_gfx_is_high_priority_compute_queue() argument 209 int i, queue, pipe; amdgpu_gfx_compute_queue_acquire() local 260 int mec, pipe, queue; amdgpu_gfx_kiq_acquire() local 484 int mec, pipe, queue; amdgpu_queue_mask_bit_to_set_resource_bit() local [all...] |
/kernel/linux/linux-6.6/drivers/media/platform/nxp/imx8-isi/ |
H A D | imx8-isi-m2m.c | 94 static void mxc_isi_m2m_frame_write_done(struct mxc_isi_pipe *pipe, u32 status) in mxc_isi_m2m_frame_write_done() argument 96 struct mxc_isi_m2m *m2m = &pipe->isi->m2m; in mxc_isi_m2m_frame_write_done() 128 mxc_isi_channel_disable(m2m->pipe); in mxc_isi_m2m_device_run() 147 mxc_isi_channel_config(m2m->pipe, MXC_ISI_INPUT_MEM, in mxc_isi_m2m_device_run() 151 mxc_isi_channel_set_input_format(m2m->pipe, in mxc_isi_m2m_device_run() 154 mxc_isi_channel_set_output_format(m2m->pipe, in mxc_isi_m2m_device_run() 164 mxc_isi_channel_set_alpha(m2m->pipe, ctx->ctrls.alpha); in mxc_isi_m2m_device_run() 165 mxc_isi_channel_set_flip(m2m->pipe, ctx->ctrls.hflip, ctx->ctrls.vflip); in mxc_isi_m2m_device_run() 174 mxc_isi_channel_set_inbuf(m2m->pipe, src_buf->dma_addrs[0]); in mxc_isi_m2m_device_run() 175 mxc_isi_channel_set_outbuf(m2m->pipe, dst_bu in mxc_isi_m2m_device_run() [all...] |
/third_party/mesa3d/src/gallium/drivers/r300/ |
H A D | r300_blit.c | 212 static void r300_clear(struct pipe_context* pipe, in r300_clear() argument 229 * pipe. On newer chipsets, there is a new compression mode in r300_clear() 263 struct r300_context* r300 = r300_context(pipe); in r300_clear() 440 static void r300_clear_render_target(struct pipe_context *pipe, in r300_clear_render_target() argument 447 struct r300_context *r300 = r300_context(pipe); in r300_clear_render_target() 457 static void r300_clear_depth_stencil(struct pipe_context *pipe, in r300_clear_depth_stencil() argument 466 struct r300_context *r300 = r300_context(pipe); in r300_clear_depth_stencil() 542 static void r300_resource_copy_region(struct pipe_context *pipe, in r300_resource_copy_region() argument 550 struct pipe_screen *screen = pipe->screen; in r300_resource_copy_region() 551 struct r300_context *r300 = r300_context(pipe); in r300_resource_copy_region() 721 r300_simple_msaa_resolve(struct pipe_context *pipe, struct pipe_resource *dst, unsigned dst_level, unsigned dst_layer, struct pipe_resource *src, enum pipe_format format) r300_simple_msaa_resolve() argument 767 r300_msaa_resolve(struct pipe_context *pipe, const struct pipe_blit_info *info) r300_msaa_resolve() argument 816 r300_blit(struct pipe_context *pipe, const struct pipe_blit_info *blit) r300_blit() argument [all...] |
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/ |
H A D | intel_psr_regs.h | 265 #define _SEL_FETCH_PLANE_BASE_1(pipe) _PIPE(pipe, _SEL_FETCH_PLANE_BASE_1_A, _SEL_FETCH_PLANE_BASE_1_B) 266 #define _SEL_FETCH_PLANE_BASE(pipe, plane) (_SEL_FETCH_PLANE_BASE_1(pipe) - \ 271 #define PLANE_SEL_FETCH_CTL(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \ 277 #define PLANE_SEL_FETCH_POS(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \ 282 #define PLANE_SEL_FETCH_SIZE(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plan [all...] |
H A D | intel_crt.c | 84 i915_reg_t adpa_reg, enum pipe *pipe) in intel_crt_port_enabled() 90 /* asserts want to know the pipe even if the port is disabled */ in intel_crt_port_enabled() 92 *pipe = (val & ADPA_PIPE_SEL_MASK_CPT) >> ADPA_PIPE_SEL_SHIFT_CPT; in intel_crt_port_enabled() 94 *pipe = (val & ADPA_PIPE_SEL_MASK) >> ADPA_PIPE_SEL_SHIFT; in intel_crt_port_enabled() 100 enum pipe *pipe) in intel_crt_get_hw_state() 112 ret = intel_crt_port_enabled(dev_priv, crt->adpa_reg, pipe); in intel_crt_get_hw_state() 186 /* For CPT allow 3 pipe config, for others just use A or B */ in intel_crt_set_dpms() 190 adpa |= ADPA_PIPE_SEL_CPT(crtc->pipe); in intel_crt_set_dpms() 83 intel_crt_port_enabled(struct drm_i915_private *dev_priv, i915_reg_t adpa_reg, enum pipe *pipe) intel_crt_port_enabled() argument 99 intel_crt_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe) intel_crt_get_hw_state() argument 298 enum pipe pipe = crtc->pipe; hsw_pre_enable_crt() local 316 enum pipe pipe = crtc->pipe; hsw_enable_crt() local 694 intel_crt_load_detect(struct intel_crt *crt, enum pipe pipe) intel_crt_load_detect() argument [all...] |
/third_party/libuv/test/ |
H A D | runner-unix.c | 123 if (pipe(pipefd)) { in process_start() 124 perror("pipe"); in process_start() 194 int pipe[2]; member 220 if (args->pipe[1] >= 0) { in dowait() 225 r = write(args->pipe[1], "", 1); in dowait() 251 args.pipe[0] = -1; in process_wait() 252 args.pipe[1] = -1; in process_wait() 266 r = pipe((int*)&(args.pipe)); in process_wait() 268 perror("pipe()"); in process_wait() [all...] |
/third_party/mesa3d/src/gallium/frontends/nine/ |
H A D | nine_buffer_upload.c | 32 #include "pipe/p_defines.h" 34 #include "pipe/p_context.h" 64 struct pipe_context *pipe; member 77 struct pipe_screen *screen = upload->pipe->screen; in nine_upload_create_buffer_group() 97 group->map = pipe_buffer_map_range(upload->pipe, group->resource, in nine_upload_create_buffer_group() 125 pipe_buffer_unmap(upload->pipe, group->transfer); in nine_upload_destroy_buffer_group() 133 nine_upload_create(struct pipe_context *pipe, unsigned buffers_size, in nine_upload_create() argument 141 if (!pipe->screen->get_param(pipe->screen, in nine_upload_create() 152 upload->pipe in nine_upload_create() [all...] |
/third_party/node/test/parallel/ |
H A D | test-stream2-basic.js | 126 // Verify pipe 146 r.pipe(w); 175 r.pipe(w[1]); 194 r.pipe(w[0]); 221 r.pipe(w[0]); 222 r.pipe(w[1]); 250 r.pipe(w[1]); 268 r.pipe(w[0]); 269 r.pipe(w[2]); 288 r.pipe(w [all...] |
/third_party/mesa3d/src/gallium/drivers/nouveau/nv30/ |
H A D | nv30_clear.c | 26 #include "pipe/p_defines.h" 53 nv30_clear(struct pipe_context *pipe, unsigned buffers, const struct pipe_scissor_state *scissor_state, in nv30_clear() argument 56 struct nv30_context *nv30 = nv30_context(pipe); in nv30_clear() 122 nv30_clear_render_target(struct pipe_context *pipe, struct pipe_surface *ps, in nv30_clear_render_target() argument 127 struct nv30_context *nv30 = nv30_context(pipe); in nv30_clear_render_target() 135 rt_format = nv30_format(pipe->screen, ps->format)->hw; in nv30_clear_render_target() 183 nv30_clear_depth_stencil(struct pipe_context *pipe, struct pipe_surface *ps, in nv30_clear_depth_stencil() argument 188 struct nv30_context *nv30 = nv30_context(pipe); in nv30_clear_depth_stencil() 196 rt_format = nv30_format(pipe->screen, ps->format)->hw; in nv30_clear_depth_stencil() 250 nv30_clear_init(struct pipe_context *pipe) in nv30_clear_init() argument [all...] |
/kernel/linux/linux-5.10/drivers/media/platform/omap3isp/ |
H A D | isp.c | 529 struct isp_pipeline *pipe; in isp_isr_sbl() local 544 pipe = to_isp_pipeline(&isp->isp_ccp2.subdev.entity); in isp_isr_sbl() 545 if (pipe != NULL) in isp_isr_sbl() 546 pipe->error = true; in isp_isr_sbl() 550 pipe = to_isp_pipeline(&isp->isp_csi2a.subdev.entity); in isp_isr_sbl() 551 if (pipe != NULL) in isp_isr_sbl() 552 pipe->error = true; in isp_isr_sbl() 556 pipe = to_isp_pipeline(&isp->isp_ccdc.subdev.entity); in isp_isr_sbl() 557 if (pipe != NULL) in isp_isr_sbl() 558 pipe in isp_isr_sbl() 670 isp_pipeline_enable(struct isp_pipeline *pipe, enum isp_pipeline_stream_state mode) isp_pipeline_enable() argument 774 isp_pipeline_disable(struct isp_pipeline *pipe) isp_pipeline_disable() argument 859 omap3isp_pipeline_set_stream(struct isp_pipeline *pipe, enum isp_pipeline_stream_state state) omap3isp_pipeline_set_stream() argument 884 omap3isp_pipeline_cancel_stream(struct isp_pipeline *pipe) omap3isp_pipeline_cancel_stream() argument 898 isp_pipeline_resume(struct isp_pipeline *pipe) isp_pipeline_resume() argument 914 isp_pipeline_suspend(struct isp_pipeline *pipe) isp_pipeline_suspend() argument 930 struct isp_pipeline *pipe; isp_pipeline_is_last() local 1186 struct isp_pipeline *pipe = to_isp_pipeline(me); omap3isp_module_sync_idle() local [all...] |
/kernel/linux/linux-6.6/drivers/media/platform/ti/omap3isp/ |
H A D | isp.c | 530 struct isp_pipeline *pipe; in isp_isr_sbl() local 545 pipe = to_isp_pipeline(&isp->isp_ccp2.subdev.entity); in isp_isr_sbl() 546 if (pipe != NULL) in isp_isr_sbl() 547 pipe->error = true; in isp_isr_sbl() 551 pipe = to_isp_pipeline(&isp->isp_csi2a.subdev.entity); in isp_isr_sbl() 552 if (pipe != NULL) in isp_isr_sbl() 553 pipe->error = true; in isp_isr_sbl() 557 pipe = to_isp_pipeline(&isp->isp_ccdc.subdev.entity); in isp_isr_sbl() 558 if (pipe != NULL) in isp_isr_sbl() 559 pipe in isp_isr_sbl() 671 isp_pipeline_enable(struct isp_pipeline *pipe, enum isp_pipeline_stream_state mode) isp_pipeline_enable() argument 781 isp_pipeline_disable(struct isp_pipeline *pipe) isp_pipeline_disable() argument 866 omap3isp_pipeline_set_stream(struct isp_pipeline *pipe, enum isp_pipeline_stream_state state) omap3isp_pipeline_set_stream() argument 891 omap3isp_pipeline_cancel_stream(struct isp_pipeline *pipe) omap3isp_pipeline_cancel_stream() argument 905 isp_pipeline_resume(struct isp_pipeline *pipe) isp_pipeline_resume() argument 921 isp_pipeline_suspend(struct isp_pipeline *pipe) isp_pipeline_suspend() argument 937 struct isp_pipeline *pipe; isp_pipeline_is_last() local 1191 struct isp_pipeline *pipe = to_isp_pipeline(me); omap3isp_module_sync_idle() local [all...] |
/kernel/linux/linux-5.10/tools/testing/selftests/powerpc/pmu/ebb/ |
H A D | ebb_on_willing_child_test.c | 23 static int victim_child(union pipe read_pipe, union pipe write_pipe) in victim_child() 51 union pipe read_pipe, write_pipe; in ebb_on_willing_child() 57 FAIL_IF(pipe(read_pipe.fds) == -1); in ebb_on_willing_child() 58 FAIL_IF(pipe(write_pipe.fds) == -1); in ebb_on_willing_child()
|
H A D | ebb_on_child_test.c | 23 static int victim_child(union pipe read_pipe, union pipe write_pipe) in victim_child() 46 union pipe read_pipe, write_pipe; in ebb_on_child() 52 FAIL_IF(pipe(read_pipe.fds) == -1); in ebb_on_child() 53 FAIL_IF(pipe(write_pipe.fds) == -1); in ebb_on_child()
|
/kernel/linux/linux-6.6/tools/testing/selftests/powerpc/pmu/ebb/ |
H A D | ebb_on_willing_child_test.c | 23 static int victim_child(union pipe read_pipe, union pipe write_pipe) in victim_child() 51 union pipe read_pipe, write_pipe; in ebb_on_willing_child() 57 FAIL_IF(pipe(read_pipe.fds) == -1); in ebb_on_willing_child() 58 FAIL_IF(pipe(write_pipe.fds) == -1); in ebb_on_willing_child()
|
H A D | ebb_on_child_test.c | 23 static int victim_child(union pipe read_pipe, union pipe write_pipe) in victim_child() 46 union pipe read_pipe, write_pipe; in ebb_on_child() 52 FAIL_IF(pipe(read_pipe.fds) == -1); in ebb_on_child() 53 FAIL_IF(pipe(write_pipe.fds) == -1); in ebb_on_child()
|
/third_party/mesa3d/src/gallium/drivers/nouveau/nv50/ |
H A D | nv50_stateobj.h | 5 #include "pipe/p_state.h" 20 struct pipe_blend_state pipe; member 26 struct pipe_rasterizer_state pipe; member 32 struct pipe_depth_stencil_alpha_state pipe; member 48 struct pipe_vertex_element pipe; member 72 struct pipe_stream_output_target pipe; member
|
/third_party/mesa3d/src/gallium/drivers/nouveau/nvc0/ |
H A D | nvc0_stateobj.h | 5 #include "pipe/p_state.h" 18 struct pipe_blend_state pipe; member 24 struct pipe_rasterizer_state pipe; member 30 struct pipe_depth_stencil_alpha_state pipe; member 46 struct pipe_vertex_element pipe; member 71 struct pipe_stream_output_target pipe; member
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/ |
H A D | dc_dmub_srv.c | 292 struct pipe_ctx *pipe = &dc->current_state->res_ctx.pipe_ctx[i]; in dc_dmub_srv_get_pipes_for_stream() local 294 if (pipe->stream == stream && pipe->stream_res.tg) in dc_dmub_srv_get_pipes_for_stream() 340 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; in dc_dmub_srv_p_state_delegate() local 342 if (!pipe->stream) in dc_dmub_srv_p_state_delegate() 349 if (!pipe->stream->fpo_in_use) { in dc_dmub_srv_p_state_delegate() 358 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; in dc_dmub_srv_p_state_delegate() local 360 if (resource_is_pipe_type(pipe, OTG_MASTER) && pipe->stream->fpo_in_use) { in dc_dmub_srv_p_state_delegate() 361 struct pipe_ctx *pipe in dc_dmub_srv_p_state_delegate() local 525 struct pipe_ctx *pipe = NULL; populate_subvp_cmd_vblank_pipe_info() local 731 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; dc_dmub_setup_subvp_dmub_command() local 744 struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; dc_dmub_setup_subvp_dmub_command() local [all...] |