Home
last modified time | relevance | path

Searched refs:pins (Results 276 - 300 of 936) sorted by relevance

1...<<11121314151617181920>>...38

/kernel/linux/linux-5.10/drivers/pinctrl/
H A Dcore.h37 * @hog_default: default state for pins hogged by this device
38 * @hog_sleep: sleep state for pins hogged by this device
190 * @pins: array of pins that belong to the group
191 * @num_pins: number of pins in the group
196 int *pins; member
208 const unsigned int **pins,
H A Dpinctrl-tb10x.c394 const unsigned int *pins; member
402 .pins = NAME##_pins, .pincnt = ARRAY_SIZE(NAME##_pins), \
528 unsigned const **pins, in tb10x_get_group_pins()
533 *pins = state->pingroups[n].pins; in tb10x_get_group_pins()
631 if (pin == pfg->pins[j]) { in tb10x_gpio_request_enable()
715 if (test_bit(grp->pins[i], state->gpios)) { in tb10x_pctl_set_mux()
740 .pins = tb10x_pins,
527 tb10x_get_group_pins(struct pinctrl_dev *pctl, unsigned n, unsigned const **pins, unsigned * const num_pins) tb10x_get_group_pins() argument
/kernel/linux/linux-5.10/drivers/pinctrl/meson/
H A Dpinctrl-meson.h20 * @pins: pins in the group
21 * @num_pins: number of pins in the group
29 const unsigned int *pins; member
93 * A bank represents a set of pins controlled by a contiguous set of
109 const struct pinctrl_pin_desc *pins; member
H A Dpinctrl-meson.c9 * The available pins are organized in banks (A,B,C,D,E,X,Y,Z,AO,
12 * variable number of pins.
19 * control the following properties of the pins:
124 const unsigned **pins, unsigned *num_pins) in meson_get_group_pins()
128 *pins = pc->data->groups[selector].pins; in meson_get_group_pins()
534 meson_pinconf_set(pcdev, group->pins[i], configs, in meson_pinconf_group_set()
758 pc->desc.pins = pc->data->pins; in meson_pinctrl_probe()
123 meson_get_group_pins(struct pinctrl_dev *pcdev, unsigned selector, const unsigned **pins, unsigned *num_pins) meson_get_group_pins() argument
/kernel/linux/linux-5.10/drivers/pinctrl/tegra/
H A Dpinctrl-tegra194.c25 /* Define unique ID for each pins */
112 .pins = pg_name##_pins, \
134 .pins = tegra194_pins,
/kernel/linux/linux-6.6/drivers/pinctrl/sunplus/
H A Dsppctl.h76 .pins = (p), \
105 * enum pinmux_type - Define types of pinmux pins
145 const unsigned * const pins; /* list of pins */ member
146 const unsigned int pnum; /* number of pins */
/kernel/linux/linux-6.6/drivers/pinctrl/bcm/
H A Dpinctrl-bcm63xx.c87 pc->pctl_desc.pins = soc->pins; in bcm63xx_pinctrl_probe()
/kernel/linux/linux-6.6/drivers/pinctrl/meson/
H A Dpinctrl-meson.h23 * @pins: pins in the group
24 * @num_pins: number of pins in the group
32 const unsigned int *pins; member
96 * A bank represents a set of pins controlled by a contiguous set of
112 const struct pinctrl_pin_desc *pins; member
H A Dpinctrl-meson.c9 * The available pins are organized in banks (A,B,C,D,E,X,Y,Z,AO,
12 * variable number of pins.
19 * control the following properties of the pins:
124 const unsigned **pins, unsigned *num_pins) in meson_get_group_pins()
128 *pins = pc->data->groups[selector].pins; in meson_get_group_pins()
537 meson_pinconf_set(pcdev, group->pins[i], configs, in meson_pinconf_group_set()
757 pc->desc.pins = pc->data->pins; in meson_pinctrl_probe()
123 meson_get_group_pins(struct pinctrl_dev *pcdev, unsigned selector, const unsigned **pins, unsigned *num_pins) meson_get_group_pins() argument
/kernel/linux/linux-6.6/drivers/pinctrl/
H A Dcore.h47 * @hog_default: default state for pins hogged by this device
48 * @hog_sleep: sleep state for pins hogged by this device
200 * @pins: array of pins that belong to the group
201 * @num_pins: number of pins in the group
206 int *pins; member
218 const unsigned int **pins,
H A Dpinctrl-tb10x.c394 const unsigned int *pins; member
402 .pins = NAME##_pins, .pincnt = ARRAY_SIZE(NAME##_pins), \
528 unsigned const **pins, in tb10x_get_group_pins()
533 *pins = state->pingroups[n].pins; in tb10x_get_group_pins()
631 if (pin == pfg->pins[j]) { in tb10x_gpio_request_enable()
715 if (test_bit(grp->pins[i], state->gpios)) { in tb10x_pctl_set_mux()
740 .pins = tb10x_pins,
527 tb10x_get_group_pins(struct pinctrl_dev *pctl, unsigned n, unsigned const **pins, unsigned * const num_pins) tb10x_get_group_pins() argument
H A Dpinctrl-ocelot.c1166 struct ocelot_pin_caps *p = info->desc->pins[pin].drv_data; in ocelot_pin_function_idx()
1186 struct ocelot_pin_caps *pin = info->desc->pins[group].drv_data; in ocelot_pinmux_set_mux()
1214 struct ocelot_pin_caps *pin = info->desc->pins[group].drv_data; in lan966x_pinmux_set_mux()
1317 return info->desc->pins[group].name; in ocelot_pctl_get_group_name()
1322 const unsigned int **pins, in ocelot_pctl_get_group_pins()
1327 *pins = &info->desc->pins[group].number; in ocelot_pctl_get_group_pins()
1599 .pins = luton_pins,
1610 .pins = serval_pins,
1621 .pins
1320 ocelot_pctl_get_group_pins(struct pinctrl_dev *pctldev, unsigned int group, const unsigned int **pins, unsigned int *num_pins) ocelot_pctl_get_group_pins() argument
1690 u8 *pins = kcalloc(info->desc->npins, sizeof(u8), GFP_KERNEL); ocelot_create_group_func_map() local
[all...]
/kernel/linux/linux-5.10/drivers/pinctrl/cirrus/
H A Dpinctrl-madera-core.c77 * that the functions can be described as applying to all pins.
117 * apply to all pins
465 const unsigned int **pins, in madera_get_group_pins()
471 *pins = priv->chip->pin_groups[selector].pins; in madera_get_group_pins()
476 *pins = &madera_pin_single_group_pins[selector]; in madera_get_group_pins()
503 if (chip->pin_groups[i].pins[g_pin] == pin) { in madera_pin_dbg_show_fn()
600 /* other funcs map to all available gpio pins */ in madera_mux_get_groups()
636 reg = MADERA_GPIO1_CTRL_1 + (2 * pin_group->pins[i]); in madera_mux_set_mux()
968 pin_group->pins[ in madera_pin_conf_group_set()
463 madera_get_group_pins(struct pinctrl_dev *pctldev, unsigned int selector, const unsigned int **pins, unsigned int *num_pins) madera_get_group_pins() argument
[all...]
/kernel/linux/linux-5.10/sound/pci/hda/
H A Dpatch_cirrus.c522 .v.pins = mbp53_pincfgs,
528 .v.pins = mbp55_pincfgs,
534 .v.pins = imac27_pincfgs,
548 .v.pins = mbp101_pincfgs,
565 .v.pins = mba42_pincfgs,
730 .v.pins = mba6_pincfgs,
756 /* correct the 0dB offset of input pins */
860 .v.pins = cdb4210_pincfgs,
870 .v.pins = stumpy_pincfgs,
/kernel/linux/linux-6.6/drivers/pinctrl/tegra/
H A Dpinctrl-tegra.c59 const unsigned **pins, in tegra_pinctrl_get_group_pins()
64 *pins = pmx->soc->groups[group].pins; in tegra_pinctrl_get_group_pins()
147 ret = of_property_count_strings(np, "nvidia,pins"); in tegra_pinctrl_dt_subnode_to_map()
149 dev_err(dev, "could not parse property nvidia,pins\n"); in tegra_pinctrl_dt_subnode_to_map()
159 of_property_for_each_string(np, "nvidia,pins", prop, group) { in tegra_pinctrl_dt_subnode_to_map()
285 const unsigned int *pins; in tegra_pinctrl_get_group() local
289 ret = tegra_pinctrl_get_group_pins(pctldev, group, &pins, &num_pins); in tegra_pinctrl_get_group()
293 if (offset == pins[j]) in tegra_pinctrl_get_group()
836 pmx->desc.pins in tegra_pinctrl_probe()
57 tegra_pinctrl_get_group_pins(struct pinctrl_dev *pctldev, unsigned group, const unsigned **pins, unsigned *num_pins) tegra_pinctrl_get_group_pins() argument
[all...]
/kernel/linux/linux-6.6/drivers/pinctrl/cirrus/
H A Dpinctrl-madera-core.c80 * that the functions can be described as applying to all pins.
120 * apply to all pins
468 const unsigned int **pins, in madera_get_group_pins()
474 *pins = priv->chip->pin_groups[selector].pins; in madera_get_group_pins()
479 *pins = &madera_pin_single_group_pins[selector]; in madera_get_group_pins()
506 if (chip->pin_groups[i].pins[g_pin] == pin) { in madera_pin_dbg_show_fn()
603 /* other funcs map to all available gpio pins */ in madera_mux_get_groups()
639 reg = MADERA_GPIO1_CTRL_1 + (2 * pin_group->pins[i]); in madera_mux_set_mux()
971 pin_group->pins[ in madera_pin_conf_group_set()
466 madera_get_group_pins(struct pinctrl_dev *pctldev, unsigned int selector, const unsigned int **pins, unsigned int *num_pins) madera_get_group_pins() argument
[all...]
/kernel/linux/linux-6.6/drivers/leds/blink/
H A Dleds-lgm-sso.c128 u32 pins; member
476 /* To exclude pins from control, use "gpio-reserved-ranges" */ in sso_gpio_gc_init()
477 gc->ngpio = priv->gpio.pins; in sso_gpio_gc_init()
556 for (i = 0; i < priv->gpio.pins; i++) { in sso_gpio_hw_init()
562 /* 4 groups for total 32 pins */ in sso_gpio_hw_init()
564 activate = !!(i * PINS_PER_GROUP <= priv->gpio.pins || in sso_gpio_hw_init()
565 priv->gpio.pins > (i - 1) * PINS_PER_GROUP); in sso_gpio_hw_init()
577 /* NO BLINK for all pins */ in sso_gpio_hw_init()
745 if (device_property_read_u32(dev, "ngpios", &priv->gpio.pins)) in sso_probe_gpios()
746 priv->gpio.pins in sso_probe_gpios()
[all...]
/kernel/linux/linux-6.6/sound/pci/hda/
H A Dpatch_cirrus.c523 .v.pins = mbp53_pincfgs,
529 .v.pins = mbp55_pincfgs,
535 .v.pins = imac27_pincfgs,
549 .v.pins = mbp101_pincfgs,
566 .v.pins = mba42_pincfgs,
732 .v.pins = mba6_pincfgs,
758 /* correct the 0dB offset of input pins */
863 .v.pins = cdb4210_pincfgs,
873 .v.pins = stumpy_pincfgs,
/kernel/linux/linux-5.10/drivers/pinctrl/mvebu/
H A Dpinctrl-armada-37xx.c44 * struct armada_37xx_pin_group: represents group of pins of a pinmux function.
45 * The pins of a pinmux groups are composed of one or two groups of contiguous
46 * pins.
48 * @start_pin: Index of the first pin of the main range of pins belonging to
50 * @npins: Number of pins included in the first range
53 * @extra_pin: Index of the first pin of the optional second range of pins
55 * @extra_npins:Number of pins included in the second optional range
57 * @pins: List of the pins included in the group
68 unsigned int *pins; member
282 armada_37xx_get_group_pins(struct pinctrl_dev *pctldev, unsigned int selector, const unsigned int **pins, unsigned int *npins) armada_37xx_get_group_pins() argument
[all...]
/kernel/linux/linux-6.6/drivers/pinctrl/starfive/
H A Dpinctrl-starfive-jh7110.c155 int *pins; in jh7110_dt_node_to_map() local
175 pins = devm_kcalloc(dev, npins, sizeof(*pins), GFP_KERNEL); in jh7110_dt_node_to_map()
176 if (!pins) { in jh7110_dt_node_to_map()
192 pins[i] = jh7110_pinmux_pin(pinmux[i]); in jh7110_dt_node_to_map()
200 pins, npins, pinmux); in jh7110_dt_node_to_map()
440 return jh7110_pinconf_get(pctldev, group->pins[0], config); in jh7110_pinconf_group_get()
512 jh7110_padcfg_rmw(sfp, group->pins[i], mask, value); in jh7110_pinconf_group_set()
866 if (!info->pins || !info->npins) { in jh7110_pinctrl_probe()
920 jh7110_pinctrl_desc->pins in jh7110_pinctrl_probe()
[all...]
/kernel/linux/linux-6.6/drivers/pinctrl/intel/
H A Dpinctrl-baytrail.c90 * This is the function value most pins have for GPIO muxing. If the value
110 /* SCORE pins, aka GPIOC_<pin_no> or GPIO_S0_SC[<pin_no>] */
364 .pins = byt_score_pins,
374 /* SUS pins, aka GPIOS_<pin_no> or GPIO_S5[<pin_no>] */
487 .pins = byt_sus_pins,
540 .pins = byt_ncore_pins,
599 padcfg0 = byt_gpio_reg(vg, group.grp.pins[i], BYT_CONF0_REG); in byt_set_group_simple_mux()
628 padcfg0 = byt_gpio_reg(vg, group.grp.pins[i], BYT_CONF0_REG); in byt_set_group_mixed_mux()
706 * But, some pins may have func pin mux 001 represents in byt_gpio_request_enable()
709 * Because there are devices out there where some pins wer in byt_gpio_request_enable()
[all...]
/kernel/linux/linux-6.6/drivers/pinctrl/mvebu/
H A Dpinctrl-armada-37xx.c45 * struct armada_37xx_pin_group: represents group of pins of a pinmux function.
46 * The pins of a pinmux groups are composed of one or two groups of contiguous
47 * pins.
49 * @start_pin: Index of the first pin of the main range of pins belonging to
51 * @npins: Number of pins included in the first range
54 * @extra_pin: Index of the first pin of the optional second range of pins
56 * @extra_npins:Number of pins included in the second optional range
58 * @pins: List of the pins included in the group
69 unsigned int *pins; member
286 armada_37xx_get_group_pins(struct pinctrl_dev *pctldev, unsigned int selector, const unsigned int **pins, unsigned int *npins) armada_37xx_get_group_pins() argument
[all...]
/kernel/linux/linux-5.10/sound/soc/rockchip/
H A Drockchip_i2s.c51 const struct rk_i2s_pins *pins; member
355 if (!IS_ERR(i2s->grf) && i2s->pins) { in rockchip_i2s_hw_params()
374 val <<= i2s->pins->shift; in rockchip_i2s_hw_params()
375 val |= (I2S_IO_DIRECTION_MASK << i2s->pins->shift) << 16; in rockchip_i2s_hw_params()
376 regmap_write(i2s->grf, i2s->pins->reg_offset, val); in rockchip_i2s_hw_params()
609 i2s->pins = of_id->data; in rockchip_i2s_probe()
/kernel/linux/linux-5.10/drivers/pinctrl/samsung/
H A Dpinctrl-s3c24xx.c52 #define PIN_BANK_A(pins, reg, id) \
56 .nr_pins = pins, \
61 #define PIN_BANK_2BIT(pins, reg, id) \
65 .nr_pins = pins, \
70 #define PIN_BANK_2BIT_EINTW(pins, reg, id, eoffs, emask)\
74 .nr_pins = pins, \
/kernel/linux/linux-6.6/sound/soc/rockchip/
H A Drockchip_i2s.c55 const struct rk_i2s_pins *pins; member
426 if (!IS_ERR(i2s->grf) && i2s->pins) { in rockchip_i2s_hw_params()
445 val <<= i2s->pins->shift; in rockchip_i2s_hw_params()
446 val |= (I2S_IO_DIRECTION_MASK << i2s->pins->shift) << 16; in rockchip_i2s_hw_params()
447 regmap_write(i2s->grf, i2s->pins->reg_offset, val); in rockchip_i2s_hw_params()
759 i2s->pins = of_id->data; in rockchip_i2s_probe()

Completed in 26 milliseconds

1...<<11121314151617181920>>...38