Home
last modified time | relevance | path

Searched refs:base (Results 476 - 500 of 18773) sorted by relevance

1...<<11121314151617181920>>...751

/kernel/linux/linux-6.6/drivers/watchdog/
H A Dsprd_wdt.c60 void __iomem *base; member
86 sprd_wdt_unlock(wdt->base); in sprd_wdt_isr()
87 writel_relaxed(SPRD_WDT_INT_CLEAR_BIT, wdt->base + SPRD_WDT_INT_CLR); in sprd_wdt_isr()
88 sprd_wdt_lock(wdt->base); in sprd_wdt_isr()
97 val = readl_relaxed(wdt->base + SPRD_WDT_CNT_HIGH) << in sprd_wdt_get_cnt_value()
99 val |= readl_relaxed(wdt->base + SPRD_WDT_CNT_LOW) & in sprd_wdt_get_cnt_value()
119 val = readl_relaxed(wdt->base + SPRD_WDT_INT_RAW); in sprd_wdt_load_value()
129 sprd_wdt_unlock(wdt->base); in sprd_wdt_load_value()
131 SPRD_WDT_LOW_VALUE_MASK, wdt->base + SPRD_WDT_LOAD_HIGH); in sprd_wdt_load_value()
133 wdt->base in sprd_wdt_load_value()
[all...]
H A Dnv_tco.h30 #define TCO_RLD(base) ((base) + 0x00) /* TCO Timer Reload and Current Value */
31 #define TCO_TMR(base) ((base) + 0x01) /* TCO Timer Initial Value */
33 #define TCO_STS(base) ((base) + 0x04) /* TCO Status Register */
49 #define TCO_CNT(base) ((base) + 0x08) /* TCO Control Register */
56 * The SMI_EN register is at the base io address + 0x04,
59 #define MCP51_SMI_EN(base) ((bas
[all...]
/third_party/mesa3d/src/gallium/drivers/d3d12/
H A Dd3d12_video_buffer.cpp64 // Fill base template in d3d12_video_buffer_create()
65 pD3D12VideoBuffer->base = *tmpl; in d3d12_video_buffer_create()
66 pD3D12VideoBuffer->base.buffer_format = tmpl->buffer_format; in d3d12_video_buffer_create()
67 pD3D12VideoBuffer->base.context = pipe; in d3d12_video_buffer_create()
68 pD3D12VideoBuffer->base.width = tmpl->width; in d3d12_video_buffer_create()
69 pD3D12VideoBuffer->base.height = tmpl->height; in d3d12_video_buffer_create()
70 pD3D12VideoBuffer->base.interlaced = tmpl->interlaced; in d3d12_video_buffer_create()
71 pD3D12VideoBuffer->base.associated_data = nullptr; in d3d12_video_buffer_create()
72 pD3D12VideoBuffer->base.bind = PIPE_BIND_SAMPLER_VIEW | PIPE_BIND_RENDER_TARGET | PIPE_BIND_DISPLAY_TARGET; in d3d12_video_buffer_create()
75 pD3D12VideoBuffer->base in d3d12_video_buffer_create()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_link_encoder.c61 enc110->base.ctx
63 enc110->base.ctx->logger
131 struct dc_bios *bp = enc110->base.ctx->dc_bios; in link_transmitter_control()
303 struct dc_context *ctx = enc110->base.ctx; in setup_panel_mode()
433 enc110->base.funcs->setup(&enc110->base, SIGNAL_TYPE_DISPLAY_PORT); in set_dp_phy_pattern_hbr2_compliance_cp2520_2()
486 enc110->base.funcs->setup(&enc110->base, SIGNAL_TYPE_DISPLAY_PORT); in dce60_set_dp_phy_pattern_hbr2_compliance_cp2520_2()
631 struct dc_context *ctx = enc110->base.ctx; in aux_initialize()
632 enum hpd_source_id hpd_source = enc110->base in aux_initialize()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_resource.c529 return &tg110->base; in dce110_timing_generator_create()
545 return &enc110->base; in dce110_stream_encoder_create()
625 return &dce_mi->base; in dce110_mem_input_create()
646 return &transform->base; in dce110_transform_create()
661 return &ipp->base; in dce110_ipp_create()
690 return &enc110->base; in dce110_link_encoder_create()
707 return &panel_cntl->base; in dce110_panel_cntl_create()
722 return &opp->base; in dce110_opp_create()
742 return &aux_engine->base; in dce110_aux_engine_create()
793 clk_src->base in dce110_clock_source_create()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_resource.c521 return &tg110->base; in dce110_timing_generator_create()
537 return &enc110->base; in dce110_stream_encoder_create()
617 return &dce_mi->base; in dce110_mem_input_create()
638 return &transform->base; in dce110_transform_create()
653 return &ipp->base; in dce110_ipp_create()
683 return &enc110->base; in dce110_link_encoder_create()
700 return &panel_cntl->base; in dce110_panel_cntl_create()
715 return &opp->base; in dce110_opp_create()
735 return &aux_engine->base; in dce110_aux_engine_create()
786 clk_src->base in dce110_clock_source_create()
[all...]
/kernel/linux/linux-5.10/arch/arm64/crypto/
H A Dsha256-glue.c74 .base.cra_name = "sha256",
75 .base.cra_driver_name = "sha256-arm64",
76 .base.cra_priority = 125,
77 .base.cra_blocksize = SHA256_BLOCK_SIZE,
78 .base.cra_module = THIS_MODULE,
86 .base.cra_name = "sha224",
87 .base.cra_driver_name = "sha224-arm64",
88 .base.cra_priority = 125,
89 .base.cra_blocksize = SHA224_BLOCK_SIZE,
90 .base
[all...]
H A Dsha3-ce-glue.c115 .base.cra_name = "sha3-224",
116 .base.cra_driver_name = "sha3-224-ce",
117 .base.cra_blocksize = SHA3_224_BLOCK_SIZE,
118 .base.cra_module = THIS_MODULE,
119 .base.cra_priority = 200,
126 .base.cra_name = "sha3-256",
127 .base.cra_driver_name = "sha3-256-ce",
128 .base.cra_blocksize = SHA3_256_BLOCK_SIZE,
129 .base.cra_module = THIS_MODULE,
130 .base
[all...]
/kernel/linux/linux-6.6/arch/arm64/crypto/
H A Dsha256-glue.c75 .base.cra_name = "sha256",
76 .base.cra_driver_name = "sha256-arm64",
77 .base.cra_priority = 125,
78 .base.cra_blocksize = SHA256_BLOCK_SIZE,
79 .base.cra_module = THIS_MODULE,
87 .base.cra_name = "sha224",
88 .base.cra_driver_name = "sha224-arm64",
89 .base.cra_priority = 125,
90 .base.cra_blocksize = SHA224_BLOCK_SIZE,
91 .base
[all...]
H A Dsha3-ce-glue.c115 .base.cra_name = "sha3-224",
116 .base.cra_driver_name = "sha3-224-ce",
117 .base.cra_blocksize = SHA3_224_BLOCK_SIZE,
118 .base.cra_module = THIS_MODULE,
119 .base.cra_priority = 200,
126 .base.cra_name = "sha3-256",
127 .base.cra_driver_name = "sha3-256-ce",
128 .base.cra_blocksize = SHA3_256_BLOCK_SIZE,
129 .base.cra_module = THIS_MODULE,
130 .base
[all...]
/kernel/linux/linux-6.6/drivers/video/
H A Daperture.c37 * resource_size_t base, size;
43 * base = mem->start;
46 * ret = aperture_remove_conflicting_devices(base, size, "example");
87 * resource_size_t base, size;
92 * base = mem->start;
95 * ret = devm_aperture_acquire_for_platform_device(pdev, base, size);
135 resource_size_t base; member
164 resource_size_t base, resource_size_t size, in devm_aperture_acquire()
167 size_t end = base + size; in devm_aperture_acquire()
175 if (overlap(base, en in devm_aperture_acquire()
163 devm_aperture_acquire(struct device *dev, resource_size_t base, resource_size_t size, void (*detach)(struct device *)) devm_aperture_acquire() argument
239 devm_aperture_acquire_for_platform_device(struct platform_device *pdev, resource_size_t base, resource_size_t size) devm_aperture_acquire_for_platform_device() argument
247 aperture_detach_devices(resource_size_t base, resource_size_t size) aperture_detach_devices() argument
284 aperture_remove_conflicting_devices(resource_size_t base, resource_size_t size, const char *name) aperture_remove_conflicting_devices() argument
350 resource_size_t base, size; aperture_remove_conflicting_pci_devices() local
[all...]
/third_party/node/deps/v8/third_party/zlib/google/
H A Dzip_reader.h14 #include "base/callback.h"
15 #include "base/files/file.h"
16 #include "base/files/file_path.h"
17 #include "base/memory/weak_ptr.h"
18 #include "base/numerics/safe_conversions.h"
19 #include "base/time/time.h"
44 virtual void SetTimeModified(const base::Time& time) {} in SetTimeModified()
82 using SuccessCallback = base::OnceClosure;
84 using FailureCallback = base::OnceClosure;
87 using ProgressCallback = base
[all...]
/third_party/skia/third_party/externals/dawn/src/tests/end2end/
H A DColorStateTests.cpp112 // Test that after drawing a triangle with the base color, and then the given triangle spec, the
114 void DoSingleSourceTest(RGBA8 base, const TriangleSpec& triangle, const RGBA8& expected) { in DoSingleSourceTest() argument
121 // First use the base pipeline to draw a triangle with no blending in DoSingleSourceTest()
123 pass.SetBindGroup(0, MakeBindGroupForColors(std::array<RGBA8, 1>({{base}}))); in DoSingleSourceTest()
142 void CheckBlendOperation(RGBA8 base, in CheckBlendOperation() argument
161 DoSingleSourceTest(base, {test.first}, test.second); in CheckBlendOperation()
167 void CheckBlendFactor(RGBA8 base, in CheckBlendFactor() argument
194 DoSingleSourceTest(base, test.first, test.second); in CheckBlendFactor()
198 void CheckSrcBlendFactor(RGBA8 base, in CheckSrcBlendFactor() argument
202 CheckBlendFactor(base, colorFacto in CheckSrcBlendFactor()
206 CheckDstBlendFactor(RGBA8 base, wgpu::BlendFactor colorFactor, wgpu::BlendFactor alphaFactor, std::vector<std::pair<TriangleSpec, RGBA8>> tests) CheckDstBlendFactor() argument
871 RGBA8 base = kColors[((c + 31) * 29) % kColors.size()]; TEST_P() local
[all...]
/kernel/linux/linux-5.10/drivers/watchdog/
H A Dnv_tco.h30 #define TCO_RLD(base) ((base) + 0x00) /* TCO Timer Reload and Current Value */
31 #define TCO_TMR(base) ((base) + 0x01) /* TCO Timer Initial Value */
33 #define TCO_STS(base) ((base) + 0x04) /* TCO Status Register */
49 #define TCO_CNT(base) ((base) + 0x08) /* TCO Control Register */
56 * The SMI_EN register is at the base io address + 0x04,
59 #define MCP51_SMI_EN(base) ((bas
[all...]
/third_party/skia/third_party/externals/angle2/src/compiler/translator/
H A DShaderLang.cpp64 TShHandleBase *base = static_cast<TShHandleBase *>(handle); in GetCompilerFromHandle() local
65 return base->getAsCompiler(); in GetCompilerFromHandle()
85 TShHandleBase *base = static_cast<TShHandleBase *>(handle); in GetTranslatorHLSLFromHandle()
86 return base->getAsTranslatorHLSL(); in GetTranslatorHLSLFromHandle()
353 TShHandleBase *base = static_cast<TShHandleBase *>(ConstructCompiler(type, spec, output)); in ConstructCompiler() local
354 if (base == nullptr) in ConstructCompiler()
359 TCompiler *compiler = base->getAsCompiler(); in ConstructCompiler()
368 Destruct(base); in ConstructCompiler()
372 return base; in ConstructCompiler()
380 TShHandleBase *base in Destruct()
557 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetUniformBlocks() local
567 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetShaderStorageBlocks() local
578 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetComputeShaderLocalGroupSize() local
588 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetVertexShaderNumViews() local
741 TShHandleBase *base = static_cast<TShHandleBase *>(handle); HasValidGeometryShaderInputPrimitiveType() local
752 TShHandleBase *base = static_cast<TShHandleBase *>(handle); HasValidGeometryShaderOutputPrimitiveType() local
763 TShHandleBase *base = static_cast<TShHandleBase *>(handle); HasValidGeometryShaderMaxVertices() local
774 TShHandleBase *base = static_cast<TShHandleBase *>(handle); HasValidTessGenMode() local
785 TShHandleBase *base = static_cast<TShHandleBase *>(handle); HasValidTessGenSpacing() local
796 TShHandleBase *base = static_cast<TShHandleBase *>(handle); HasValidTessGenVertexOrder() local
807 TShHandleBase *base = static_cast<TShHandleBase *>(handle); HasValidTessGenPointMode() local
818 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetGeometryShaderInputPrimitiveType() local
829 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetGeometryShaderOutputPrimitiveType() local
840 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetGeometryShaderInvocations() local
851 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetGeometryShaderMaxVertices() local
864 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetTessControlShaderVertices() local
876 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetTessGenMode() local
887 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetTessGenSpacing() local
898 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetTessGenVertexOrder() local
909 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetTessGenPointMode() local
920 TShHandleBase *base = static_cast<TShHandleBase *>(handle); GetShaderSharedMemorySize() local
[all...]
/kernel/linux/linux-5.10/drivers/irqchip/
H A Dirq-loongson-pch-lpc.c26 void __iomem *base; member
42 writel(0x1 << d->irq, pch_lpc_priv->base + LPC_INT_CLR); in ack_lpc_irq()
50 writel(readl(pch_lpc_priv->base + LPC_INT_ENA) & (~(0x1 << (d->irq))), in mask_lpc_irq()
51 pch_lpc_priv->base + LPC_INT_ENA); in mask_lpc_irq()
63 writel(readl(pch_lpc_priv->base + LPC_INT_ENA) | (0x1 << (d->irq)), in unmask_lpc_irq()
64 pch_lpc_priv->base + LPC_INT_ENA); in unmask_lpc_irq()
76 val = readl(pch_lpc_priv->base + LPC_INT_POL); in lpc_set_type()
83 writel(val, pch_lpc_priv->base + LPC_INT_POL); in lpc_set_type()
106 pending = readl(pch_lpc_priv->base + LPC_INT_ENA); in lpc_irq_dispatch()
107 pending &= readl(pch_lpc_priv->base in lpc_irq_dispatch()
[all...]
/kernel/linux/linux-5.10/drivers/i2c/busses/
H A Di2c-elektor.c37 static int base; variable
137 if (!request_region(base, 2, pcf_isa_ops.name)) { in pcf_isa_init()
139 "in use\n", pcf_isa_ops.name, base); in pcf_isa_init()
142 base_iomem = ioport_map(base, 2); in pcf_isa_init()
145 pcf_isa_ops.name, base); in pcf_isa_init()
146 release_region(base, 2); in pcf_isa_init()
150 if (!request_mem_region(base, 2, pcf_isa_ops.name)) { in pcf_isa_init()
152 "is in use\n", pcf_isa_ops.name, base); in pcf_isa_init()
155 base_iomem = ioremap(base, 2); in pcf_isa_init()
158 "failed\n", pcf_isa_ops.name, base); in pcf_isa_init()
[all...]
/kernel/linux/linux-5.10/drivers/phy/freescale/
H A Dphy-fsl-imx8mq-usb.c37 void __iomem *base; member
46 value = readl(imx_phy->base + PHY_CTRL1); in imx8mq_usb_phy_init()
50 writel(value, imx_phy->base + PHY_CTRL1); in imx8mq_usb_phy_init()
52 value = readl(imx_phy->base + PHY_CTRL0); in imx8mq_usb_phy_init()
54 writel(value, imx_phy->base + PHY_CTRL0); in imx8mq_usb_phy_init()
56 value = readl(imx_phy->base + PHY_CTRL2); in imx8mq_usb_phy_init()
58 writel(value, imx_phy->base + PHY_CTRL2); in imx8mq_usb_phy_init()
60 value = readl(imx_phy->base + PHY_CTRL1); in imx8mq_usb_phy_init()
62 writel(value, imx_phy->base + PHY_CTRL1); in imx8mq_usb_phy_init()
73 value = readl(imx_phy->base in imx8mp_usb_phy_init()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/
H A Dxtensa.c35 oclass->base = xtensa->func->sclass[index]; in nvkm_xtensa_oclass_get()
62 const u32 base = xtensa->addr; in nvkm_xtensa_intr() local
63 u32 unk104 = nvkm_rd32(device, base + 0xd04); in nvkm_xtensa_intr()
64 u32 intr = nvkm_rd32(device, base + 0xc20); in nvkm_xtensa_intr()
65 u32 chan = nvkm_rd32(device, base + 0xc28); in nvkm_xtensa_intr()
66 u32 unk10c = nvkm_rd32(device, base + 0xd0c); in nvkm_xtensa_intr()
70 nvkm_wr32(device, base + 0xc20, intr); in nvkm_xtensa_intr()
71 intr = nvkm_rd32(device, base + 0xc20); in nvkm_xtensa_intr()
83 const u32 base = xtensa->addr; in nvkm_xtensa_fini() local
85 nvkm_wr32(device, base in nvkm_xtensa_fini()
99 const u32 base = xtensa->addr; nvkm_xtensa_init() local
[all...]
/kernel/linux/linux-6.6/drivers/misc/lkdtm/
H A Dheap.c67 int *base, *again; in lkdtm_WRITE_AFTER_FREE() local
74 size_t offset = (len / sizeof(*base)) / 2; in lkdtm_WRITE_AFTER_FREE()
76 base = kmalloc(len, GFP_KERNEL); in lkdtm_WRITE_AFTER_FREE()
77 if (!base) in lkdtm_WRITE_AFTER_FREE()
79 pr_info("Allocated memory %p-%p\n", base, &base[offset * 2]); in lkdtm_WRITE_AFTER_FREE()
81 &base[offset]); in lkdtm_WRITE_AFTER_FREE()
82 kfree(base); in lkdtm_WRITE_AFTER_FREE()
83 base[offset] = 0x0abcdef0; in lkdtm_WRITE_AFTER_FREE()
87 if (again != base) in lkdtm_WRITE_AFTER_FREE()
93 int *base, *val, saw; lkdtm_READ_AFTER_FREE() local
159 int *base; lkdtm_READ_BUDDY_AFTER_FREE() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/bar/
H A Dgf100.c32 gf100_bar_bar1_vmm(struct nvkm_bar *base) in gf100_bar_bar1_vmm() argument
34 return gf100_bar(base)->bar[1].vmm; in gf100_bar_bar1_vmm()
38 gf100_bar_bar1_wait(struct nvkm_bar *base) in gf100_bar_bar1_wait() argument
41 nvkm_bar_flush(base); in gf100_bar_bar1_wait()
42 nvkm_bar_flush(base); in gf100_bar_bar1_wait()
52 gf100_bar_bar1_init(struct nvkm_bar *base) in gf100_bar_bar1_init() argument
54 struct nvkm_device *device = base->subdev.device; in gf100_bar_bar1_init()
55 struct gf100_bar *bar = gf100_bar(base); in gf100_bar_bar1_init()
61 gf100_bar_bar2_vmm(struct nvkm_bar *base) in gf100_bar_bar2_vmm() argument
63 return gf100_bar(base) in gf100_bar_bar2_vmm()
73 gf100_bar_bar2_init(struct nvkm_bar *base) gf100_bar_bar2_init() argument
123 gf100_bar_oneinit(struct nvkm_bar *base) gf100_bar_oneinit() argument
149 gf100_bar_dtor(struct nvkm_bar *base) gf100_bar_dtor() argument
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/engine/
H A Dxtensa.c35 oclass->base = xtensa->func->sclass[index]; in nvkm_xtensa_oclass_get()
62 const u32 base = xtensa->addr; in nvkm_xtensa_intr() local
63 u32 unk104 = nvkm_rd32(device, base + 0xd04); in nvkm_xtensa_intr()
64 u32 intr = nvkm_rd32(device, base + 0xc20); in nvkm_xtensa_intr()
65 u32 chan = nvkm_rd32(device, base + 0xc28); in nvkm_xtensa_intr()
66 u32 unk10c = nvkm_rd32(device, base + 0xd0c); in nvkm_xtensa_intr()
70 nvkm_wr32(device, base + 0xc20, intr); in nvkm_xtensa_intr()
71 intr = nvkm_rd32(device, base + 0xc20); in nvkm_xtensa_intr()
83 const u32 base = xtensa->addr; in nvkm_xtensa_fini() local
85 nvkm_wr32(device, base in nvkm_xtensa_fini()
99 const u32 base = xtensa->addr; nvkm_xtensa_init() local
[all...]
/kernel/linux/linux-6.6/drivers/i2c/busses/
H A Di2c-elektor.c37 static int base; variable
136 if (!request_region(base, 2, pcf_isa_ops.name)) { in pcf_isa_init()
138 "in use\n", pcf_isa_ops.name, base); in pcf_isa_init()
141 base_iomem = ioport_map(base, 2); in pcf_isa_init()
144 pcf_isa_ops.name, base); in pcf_isa_init()
145 release_region(base, 2); in pcf_isa_init()
149 if (!request_mem_region(base, 2, pcf_isa_ops.name)) { in pcf_isa_init()
151 "is in use\n", pcf_isa_ops.name, base); in pcf_isa_init()
154 base_iomem = ioremap(base, 2); in pcf_isa_init()
157 "failed\n", pcf_isa_ops.name, base); in pcf_isa_init()
[all...]
/kernel/linux/linux-6.6/drivers/irqchip/
H A Dirq-loongson-pch-lpc.c30 void __iomem *base; member
47 writel(0x1 << d->hwirq, priv->base + LPC_INT_CLR); in lpc_irq_ack()
57 writel(readl(priv->base + LPC_INT_ENA) & (~(0x1 << (d->hwirq))), in lpc_irq_mask()
58 priv->base + LPC_INT_ENA); in lpc_irq_mask()
68 writel(readl(priv->base + LPC_INT_ENA) | (0x1 << (d->hwirq)), in lpc_irq_unmask()
69 priv->base + LPC_INT_ENA); in lpc_irq_unmask()
82 val = readl(priv->base + LPC_INT_POL); in lpc_irq_set_type()
89 writel(val, priv->base + LPC_INT_POL); in lpc_irq_set_type()
111 pending = readl(priv->base + LPC_INT_ENA); in lpc_irq_dispatch()
112 pending &= readl(priv->base in lpc_irq_dispatch()
[all...]
/third_party/gn/src/gn/
H A Dsetup_unittest.cc7 #include "base/command_line.h"
8 #include "base/files/file_path.h"
9 #include "base/files/file_util.h"
10 #include "base/files/scoped_temp_dir.h"
19 static void WriteFile(const base::FilePath& file, const std::string& data) { in WriteFile()
21 base::WriteFile(file, data.data(), data.size())); in WriteFile()
25 base::CommandLine cmdline(base::CommandLine::NO_PROGRAM); in TEST_F()
29 base::ScopedTempDir in_temp_dir; in TEST_F()
31 base in TEST_F()
[all...]

Completed in 15 milliseconds

1...<<11121314151617181920>>...751