Home
last modified time | relevance | path

Searched refs:base (Results 2576 - 2600 of 18472) sorted by relevance

1...<<101102103104105106107108109110>>...739

/kernel/linux/linux-5.10/drivers/nvmem/
H A Dsunxi_sid.c36 void __iomem *base; member
45 memcpy_fromio(val, sid->base + sid->value_offset + offset, bytes); in sunxi_sid_read()
61 writel(reg_val, sid->base + SUN8I_SID_PRCTL); in sun8i_sid_register_readout()
63 ret = readl_poll_timeout(sid->base + SUN8I_SID_PRCTL, reg_val, in sun8i_sid_register_readout()
69 *out = readl(sid->base + SUN8I_SID_RDKEY); in sun8i_sid_register_readout()
71 writel(0, sid->base + SUN8I_SID_PRCTL); in sun8i_sid_register_readout()
133 sid->base = devm_ioremap_resource(dev, res); in sunxi_sid_probe()
134 if (IS_ERR(sid->base)) in sunxi_sid_probe()
135 return PTR_ERR(sid->base); in sunxi_sid_probe()
/kernel/linux/linux-5.10/include/linux/
H A Dbitfield.h17 * from which they extract the base mask and shift amount.
144 #define ____MAKE_OP(type,base,to,from) \
145 static __always_inline __##type type##_encode_bits(base v, base field) \
152 base val, base field) \
157 base val, base field) \
161 static __always_inline base type##_get_bits(__##type v, base fiel
[all...]
/kernel/linux/linux-6.6/include/linux/
H A Dbitfield.h17 * from which they extract the base mask and shift amount.
173 #define ____MAKE_OP(type,base,to,from) \
174 static __always_inline __##type type##_encode_bits(base v, base field) \
181 base val, base field) \
186 base val, base field) \
190 static __always_inline base type##_get_bits(__##type v, base fiel
[all...]
/kernel/linux/linux-6.6/drivers/watchdog/
H A Ddigicolor_wdt.c25 void __iomem *base; member
40 writel_relaxed(0, wdt->base + TIMER_A_CONTROL); in dc_wdt_set()
41 writel_relaxed(ticks, wdt->base + TIMER_A_COUNT); in dc_wdt_set()
43 wdt->base + TIMER_A_CONTROL); in dc_wdt_set()
73 writel_relaxed(0, wdt->base + TIMER_A_CONTROL); in dc_wdt_stop()
91 uint32_t count = readl_relaxed(wdt->base + TIMER_A_COUNT); in dc_wdt_get_timeleft()
126 wdt->base = devm_platform_ioremap_resource(pdev, 0); in dc_wdt_probe()
127 if (IS_ERR(wdt->base)) in dc_wdt_probe()
128 return PTR_ERR(wdt->base); in dc_wdt_probe()
/kernel/linux/linux-6.6/drivers/pwm/
H A Dpwm-mxs.c42 void __iomem *base; member
69 writel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + CLR); in mxs_pwm_apply()
98 mxs->base + PWM_ACTIVE0 + pwm->hwpwm * 0x20); in mxs_pwm_apply()
100 mxs->base + PWM_PERIOD0 + pwm->hwpwm * 0x20); in mxs_pwm_apply()
108 writel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + SET); in mxs_pwm_apply()
131 mxs->base = devm_platform_ioremap_resource(pdev, 0); in mxs_pwm_probe()
132 if (IS_ERR(mxs->base)) in mxs_pwm_probe()
133 return PTR_ERR(mxs->base); in mxs_pwm_probe()
149 ret = stmp_reset_block(mxs->base); in mxs_pwm_probe()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_panel_cntl.c33 container_of(panel_cntl, struct dcn31_panel_cntl, base)
36 dcn31_panel_cntl->base.ctx
39 dcn31_panel_cntl->base.ctx->logger
53 cmd->panel_cntl.data.pwrseq_inst = dcn31_panel_cntl->base.pwrseq_inst; in dcn31_query_backlight_info()
81 cmd.panel_cntl.data.pwrseq_inst = dcn31_panel_cntl->base.pwrseq_inst; in dcn31_panel_cntl_hw_init()
157 dcn31_panel_cntl->base.funcs = &dcn31_link_panel_cntl_funcs; in dcn31_panel_cntl_construct()
158 dcn31_panel_cntl->base.ctx = init_data->ctx; in dcn31_panel_cntl_construct()
159 dcn31_panel_cntl->base.inst = init_data->inst; in dcn31_panel_cntl_construct()
160 dcn31_panel_cntl->base.pwrseq_inst = init_data->pwrseq_inst; in dcn31_panel_cntl_construct()
/kernel/linux/linux-6.6/drivers/dma-buf/
H A Ddma-fence-array.c36 cmpxchg(&array->base.error, PENDING_ERROR, error); in dma_fence_array_set_pending_error()
42 cmpxchg(&array->base.error, PENDING_ERROR, 0); in dma_fence_array_clear_pending_error()
51 dma_fence_signal(&array->base); in irq_dma_fence_array_work()
52 dma_fence_put(&array->base); in irq_dma_fence_array_work()
67 dma_fence_put(&array->base); in dma_fence_array_cb_func()
86 dma_fence_get(&array->base); in dma_fence_array_enable_signaling()
92 dma_fence_put(&array->base); in dma_fence_array_enable_signaling()
154 * Allocate a dma_fence_array object and initialize the base fence with
182 dma_fence_init(&array->base, &dma_fence_array_ops, &array->lock, in dma_fence_array_create()
190 array->base in dma_fence_array_create()
[all...]
/kernel/linux/linux-6.6/drivers/net/wireless/mediatek/mt76/mt7603/
H A Deeprom.c8 mt7603_efuse_read(struct mt7603_dev *dev, u32 base, u16 addr, u8 *data) in mt7603_efuse_read() argument
13 val = mt76_rr(dev, base + MT_EFUSE_CTRL); in mt7603_efuse_read()
18 mt76_wr(dev, base + MT_EFUSE_CTRL, val); in mt7603_efuse_read()
20 if (!mt76_poll(dev, base + MT_EFUSE_CTRL, MT_EFUSE_CTRL_KICK, 0, 1000)) in mt7603_efuse_read()
25 val = mt76_rr(dev, base + MT_EFUSE_CTRL); in mt7603_efuse_read()
33 val = mt76_rr(dev, base + MT_EFUSE_RDATA(i)); in mt7603_efuse_read()
43 u32 base = mt7603_reg_map(dev, MT_EFUSE_BASE); in mt7603_efuse_init() local
48 if (mt76_rr(dev, base + MT_EFUSE_BASE_CTRL) & MT_EFUSE_BASE_CTRL_EMPTY) in mt7603_efuse_init()
58 ret = mt7603_efuse_read(dev, base, i, buf + i); in mt7603_efuse_init()
/kernel/linux/linux-6.6/drivers/net/mdio/
H A Dmdio-moxart.c30 void __iomem *base; member
44 writel(ctrl, data->base + REG_PHY_CTRL); in moxart_mdio_read()
47 ctrl = readl(data->base + REG_PHY_CTRL); in moxart_mdio_read()
75 writel(value, data->base + REG_PHY_WRITE_DATA); in moxart_mdio_write()
76 writel(ctrl, data->base + REG_PHY_CTRL); in moxart_mdio_write()
79 ctrl = readl(data->base + REG_PHY_CTRL); in moxart_mdio_write()
139 data->base = devm_platform_ioremap_resource(pdev, 0); in moxart_mdio_probe()
140 if (IS_ERR(data->base)) { in moxart_mdio_probe()
141 ret = PTR_ERR(data->base); in moxart_mdio_probe()
/kernel/linux/linux-6.6/drivers/nvmem/
H A Dmxs-ocotp.c32 void __iomem *base; member
42 status = readl(otp->base); in mxs_ocotp_wait()
69 writel(BM_OCOTP_CTRL_ERROR, otp->base + STMP_OFFSET_REG_CLR); in mxs_ocotp_read()
76 writel(BM_OCOTP_CTRL_RD_BANK_OPEN, otp->base + STMP_OFFSET_REG_SET); in mxs_ocotp_read()
90 *buf++ = readl(otp->base + offset); in mxs_ocotp_read()
99 writel(BM_OCOTP_CTRL_RD_BANK_OPEN, otp->base + STMP_OFFSET_REG_CLR); in mxs_ocotp_read()
154 otp->base = devm_platform_ioremap_resource(pdev, 0); in mxs_ocotp_probe()
155 if (IS_ERR(otp->base)) in mxs_ocotp_probe()
156 return PTR_ERR(otp->base); in mxs_ocotp_probe()
/kernel/linux/linux-6.6/drivers/phy/renesas/
H A Dphy-rcar-gen3-usb3.c50 void __iomem *base; member
65 writew(val, r->base + USB30_CLKSET1); in write_clkset1_for_usb_extal()
88 writew(val, r->base + USB30_SSC_SET); in rcar_gen3_phy_usb3_enable_ssc()
97 r->base + USB30_CLKSET0); in rcar_gen3_phy_usb3_select_usb_extal()
98 writew(PHY_ENABLE_RESET_EN, r->base + USB30_PHY_ENABLE); in rcar_gen3_phy_usb3_select_usb_extal()
115 writew(VBUS_EN_VBUS_EN, r->base + USB30_VBUS_EN); in rcar_gen3_phy_usb3_init()
148 r->base = devm_platform_ioremap_resource(pdev, 0); in rcar_gen3_phy_usb3_probe()
149 if (IS_ERR(r->base)) in rcar_gen3_phy_usb3_probe()
150 return PTR_ERR(r->base); in rcar_gen3_phy_usb3_probe()
/kernel/linux/linux-6.6/crypto/
H A Dechainiv.c48 skcipher_request_set_callback(nreq, req->base.flags, in echainiv_encrypt()
59 aead_request_set_callback(subreq, req->base.flags, in echainiv_encrypt()
60 req->base.complete, req->base.data); in echainiv_encrypt()
99 compl = req->base.complete; in echainiv_decrypt()
100 data = req->base.data; in echainiv_decrypt()
102 aead_request_set_callback(subreq, req->base.flags, compl, data); in echainiv_decrypt()
133 inst->alg.base.cra_ctxsize = sizeof(struct aead_geniv_ctx); in echainiv_aead_create()
134 inst->alg.base.cra_ctxsize += inst->alg.ivsize; in echainiv_aead_create()
/kernel/linux/linux-6.6/drivers/gpu/drm/arm/display/komeda/
H A Dkomeda_wb_connector.c26 dflow->input.component = &wb_layer->base.pipeline->compiz->base; in komeda_wb_init_data_flow()
142 struct komeda_dev *mdev = kms->base.dev_private; in komeda_wb_connector_add()
158 wb_conn = &kwb_conn->base; in komeda_wb_connector_add()
164 err = drm_writeback_connector_init(&kms->base, wb_conn, in komeda_wb_connector_add()
168 BIT(drm_crtc_index(&kcrtc->base))); in komeda_wb_connector_add()
175 drm_connector_helper_add(&wb_conn->base, &komeda_wb_conn_helper_funcs); in komeda_wb_connector_add()
177 info = &kwb_conn->base.base.display_info; in komeda_wb_connector_add()
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_6_9_sm6375.h23 .base = 0x0, .len = 0x494,
33 .base = 0x1000, .len = 0x1dc,
42 .base = 0x4000, .len = 0x1f8,
50 .base = 0x24000, .len = 0x1f8,
62 .base = 0x44000, .len = 0x320,
74 .base = 0x54000, .len = 0x1800,
83 .base = 0x70000, .len = 0xd4,
95 .base = 0x80000, .len = 0x140,
103 .base = 0x6a800, .len = 0x2c0,
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/
H A Dnv17_fence.c83 u32 limit = start + priv->bo->bo.base.size - 1; in nv17_fence_context_new()
90 nouveau_fence_context_new(chan, &fctx->base); in nv17_fence_context_new()
91 fctx->base.emit = nv10_fence_emit; in nv17_fence_context_new()
92 fctx->base.read = nv10_fence_read; in nv17_fence_context_new()
93 fctx->base.sync = nv17_fence_sync; in nv17_fence_context_new()
127 priv->base.dtor = nv10_fence_destroy; in nv17_fence_create()
128 priv->base.resume = nv17_fence_resume; in nv17_fence_create()
129 priv->base.context_new = nv17_fence_context_new; in nv17_fence_create()
130 priv->base.context_del = nv10_fence_context_del; in nv17_fence_create()
/kernel/linux/linux-6.6/drivers/gpu/ipu-v3/
H A Dipu-vdi.c10 void __iomem *base; member
47 return readl(vdi->base + offset); in ipu_vdi_read()
53 writel(value, vdi->base + offset); in ipu_vdi_write()
210 unsigned long base, u32 module) in ipu_vdi_init()
222 vdi->base = devm_ioremap(dev, base, PAGE_SIZE); in ipu_vdi_init()
223 if (!vdi->base) in ipu_vdi_init()
226 dev_dbg(dev, "VDI base: 0x%08lx remapped to %p\n", base, vdi->base); in ipu_vdi_init()
209 ipu_vdi_init(struct ipu_soc *ipu, struct device *dev, unsigned long base, u32 module) ipu_vdi_init() argument
[all...]
/kernel/linux/linux-6.6/tools/include/linux/
H A Dbitfield.h17 * from which they extract the base mask and shift amount.
144 #define ____MAKE_OP(type,base,to,from) \
145 static __always_inline __##type type##_encode_bits(base v, base field) \
152 base val, base field) \
157 base val, base field) \
161 static __always_inline base type##_get_bits(__##type v, base fiel
[all...]
/third_party/gn/src/base/memory/
H A Dref_counted.h12 #include "base/atomic_ref_count.h"
13 #include "base/compiler_specific.h"
14 #include "base/logging.h"
15 #include "base/memory/scoped_refptr.h"
18 namespace base { namespace
63 friend scoped_refptr<U> base::AdoptRef(U*);
105 friend scoped_refptr<U> base::AdoptRef(U*);
143 // A base class for reference counted classes. Otherwise, known as a cheap
147 // class MyFoo : public base::RefCounted<MyFoo> {
150 // friend class base
[all...]
/third_party/mesa3d/src/gallium/drivers/nouveau/
H A Dnouveau_vp3_video.h30 struct pipe_video_buffer base; member
57 struct pipe_picture_desc *base; member
65 struct pipe_video_codec base; member
165 ret = dec->ref_stride * (dec->base.max_references+1); in nouveau_vp3_video_addr()
173 uint32_t w = mb(dec->base.width), size; in nouveau_vp3_ycbcr_offsets()
174 *y2 = mb_half(dec->base.height)*w; in nouveau_vp3_ycbcr_offsets()
176 *cbcr2 = *cbcr + w * (nouveau_vp3_video_align(dec->base.height)>>6); in nouveau_vp3_ycbcr_offsets()
196 if (u_reduce_video_profile(dec->base.profile) == PIPE_VIDEO_FORMAT_MPEG12) in nouveau_vp3_inter_sizes()
199 *bucket_size = mb(dec->base.width) * 3; in nouveau_vp3_inter_sizes()
/third_party/node/deps/v8/src/heap/cppgc-js/
H A Dcpp-heap.h16 #include "src/base/flags.h"
17 #include "src/base/macros.h"
18 #include "src/base/optional.h"
19 #include "src/heap/cppgc/heap-base.h"
44 using GarbageCollectionFlags = base::Flags<GarbageCollectionFlagValues>;
67 const base::Optional<cppgc::internal::MetricRecorder::GCCycle>
69 const base::Optional<cppgc::internal::MetricRecorder::GCCycle>
71 const base::Optional<
87 base::Optional<cppgc::internal::MetricRecorder::GCCycle>
89 base
[all...]
/third_party/node/deps/v8/src/regexp/
H A Dregexp-bytecode-generator.h8 #include "src/base/strings.h"
57 void CheckCharacterGT(base::uc16 limit, Label* on_greater) override;
58 void CheckCharacterLT(base::uc16 limit, Label* on_less) override;
65 void CheckNotCharacterAfterMinusAnd(base::uc16 c, base::uc16 minus,
66 base::uc16 mask,
68 void CheckCharacterInRange(base::uc16 from, base::uc16 to,
70 void CheckCharacterNotInRange(base::uc16 from, base
[all...]
/third_party/mesa3d/src/gallium/winsys/svga/drm/
H A Dvmw_screen.c158 vws->base.have_gb_dma = !vws->force_coherent; in vmw_winsys_create()
159 vws->base.need_to_rebind_resources = FALSE; in vmw_winsys_create()
160 vws->base.have_transfer_from_buffer_cmd = vws->base.have_vgpu10; in vmw_winsys_create()
161 vws->base.have_constant_buffer_offset_cmd = in vmw_winsys_create()
162 vws->ioctl.have_drm_2_20 && vws->base.have_sm5; in vmw_winsys_create()
163 vws->base.have_index_vertex_buffer_offset_cmd = FALSE; in vmw_winsys_create()
164 vws->base.have_rasterizer_state_v2_cmd = in vmw_winsys_create()
165 vws->ioctl.have_drm_2_20 && vws->base.have_sm5; in vmw_winsys_create()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/ExecutionEngine/JITLink/
H A DJITLinkMemoryManager.cpp30 return {static_cast<char *>(SegBlocks[Seg].base()), in allocate()
35 return reinterpret_cast<JITTargetAddress>(SegBlocks[Seg].base()); in allocate()
43 void *SlabStart = SegBlocks.begin()->second.base(); in allocate()
46 SlabStart = std::min(SlabStart, KV.second.base()); in allocate()
47 SlabEnd = std::max(SlabEnd, (char *)(KV.second.base()) + in allocate()
67 sys::Memory::InvalidateInstructionCache(Block.base(), in allocate()
116 sys::MemoryBlock SegMem(SlabRemaining.base(), SegmentSize); in allocate()
117 SlabRemaining = sys::MemoryBlock((char *)SlabRemaining.base() + SegmentSize, in allocate()
121 memset(static_cast<char *>(SegMem.base()) + Seg.getContentSize(), 0, in allocate()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_resource.c1114 return &dpp->base; in dcn20_dpp_create()
1134 return &ipp->base; in dcn20_ipp_create()
1151 return &opp->base; in dcn20_opp_create()
1171 return &aux_engine->base; in dcn20_aux_engine_create()
1221 return &mpc20->base; in dcn20_mpc_create()
1248 return &hubbub->base; in dcn20_hubbub_create()
1261 tgn10->base.inst = instance; in dcn20_timing_generator_create()
1262 tgn10->base.ctx = ctx; in dcn20_timing_generator_create()
1270 return &tgn10->base; in dcn20_timing_generator_create()
1307 return &enc20->enc10.base; in dcn20_link_encoder_create()
[all...]
/kernel/linux/linux-5.10/drivers/crypto/marvell/octeontx/
H A Dotx_cptvf_algs.c103 req = container_of(cpt_req->areq, struct aead_request, base); in validate_hmac_cipher_null()
152 sreq = container_of(areq, struct skcipher_request, base); in output_iv_copyback()
244 flags = (req->base.flags & CRYPTO_TFM_REQ_MAY_SLEEP) ? in create_ctx_hdr()
366 req_info->areq = &req->base; in cpt_enc_dec()
1230 req_info->areq = &req->base; in cpt_aead_enc_dec()
1302 .base.cra_name = "xts(aes)",
1303 .base.cra_driver_name = "cpt_xts_aes",
1304 .base.cra_flags = CRYPTO_ALG_ASYNC | CRYPTO_ALG_ALLOCATES_MEMORY,
1305 .base.cra_blocksize = AES_BLOCK_SIZE,
1306 .base
[all...]

Completed in 16 milliseconds

1...<<101102103104105106107108109110>>...739