Home
last modified time | relevance | path

Searched refs:base (Results 17851 - 17875 of 18472) sorted by relevance

1...<<711712713714715716717718719720>>...739

/kernel/linux/linux-5.10/drivers/pcmcia/
H A Dds.c279 p_dev->config_base = cis_config.base; in pcmcia_device_probe()
281 dev_dbg(dev, "base %x, regs %x", p_dev->config_base, in pcmcia_device_probe()
285 "pcmcia: could not parse base and rmask0 of CIS\n"); in pcmcia_device_probe()
/kernel/linux/linux-5.10/drivers/pinctrl/
H A Dpinctrl-sx150x.c1157 pctl->gpio.base = -1; in sx150x_probe()
/kernel/linux/linux-5.10/drivers/gpu/drm/sti/
H A Dsti_hdmi.c1070 drm_object_attach_property(&connector->base, prop, hdmi->colorspace); in sti_hdmi_connector_init_property()
/kernel/linux/linux-5.10/include/linux/mlx4/
H A Ddevice.h89 /* base qkey for use in sriov tunnel-qp/proxy-qp communication.
1133 int *base, u8 flags, u8 usage);
/kernel/linux/linux-6.6/drivers/misc/cxl/
H A Dcxl.h21 #include <misc/cxl-base.h>
/kernel/linux/linux-6.6/drivers/mtd/nand/raw/
H A Ddenali.c963 memorg = nanddev_get_memorg(&chip->base); in denali_multidev_fixup()
H A Dsh_flctl.c988 u64 targetsize = nanddev_target_size(&chip->base); in flctl_chip_attach_chip()
H A Dpl35x-nand-controller.c942 nanddev_get_ecc_requirements(&chip->base); in pl35x_nand_attach_chip()
/kernel/linux/linux-6.6/drivers/media/test-drivers/vivid/
H A Dvivid-vid-out.c912 a->base = (void *)dev->video_pbase; in vivid_vid_out_g_fbuf()
/kernel/linux/linux-6.6/drivers/net/ethernet/8390/
H A Daxnet_cs.c112 caddr_t base; member
/kernel/linux/linux-6.6/drivers/atm/
H A Diphase.h161 #define MEM_VALID 0xfffffff0 /* mask base address with this */
568 /* These memory maps are actually offsets from the segmentation and reassembly RAM base addresses */
988 /*-----base pointers into (i)chipSAR+ address space */
992 u32 __iomem *seg_reg; /* base pointer to segmentation engine
994 u32 __iomem *reass_reg; /* base pointer to reassemble engine
996 u32 __iomem *ram; /* base pointer to SAR RAM */
1024 unsigned int real_base; /* real and virtual base address */
1025 void __iomem *base; member
/kernel/linux/linux-6.6/drivers/auxdisplay/
H A Dpanel.c1725 parport, pprt->port->base); in panel_init_module()
/kernel/linux/linux-6.6/include/linux/mlx4/
H A Ddevice.h89 /* base qkey for use in sriov tunnel-qp/proxy-qp communication.
1152 int *base, u8 flags, u8 usage);
/kernel/linux/linux-6.6/include/soc/mscc/
H A Docelot.h672 u16 base; member
/kernel/linux/linux-6.6/drivers/ufs/host/
H A Dufs-mediatek.c370 /* wait a specific time after check base */ in ufs_mtk_wait_idle_state()
1568 opr->base = hba->mmio_base + opr->offset; in ufs_mtk_op_runtime_config()
/kernel/linux/linux-6.6/drivers/s390/block/
H A Ddasd_int.h166 struct dasd_device *basedev; /* base device if no block->base */
660 struct dasd_device *base; member
/kernel/linux/linux-6.6/drivers/scsi/qla4xxx/
H A Dql4_fw.h1096 } base; member
/kernel/linux/linux-6.6/drivers/usb/fotg210/
H A Dfotg210-udc.c1215 fotg210->reg = fotg->base; in fotg210_udc_probe()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c701 adev->mes.eop_gpu_obj[pipe]->tbo.base.size); in mes_v11_0_allocate_eop_buf()
833 /* set CP_MQD_BASE_ADDR/HI with the MQD base address */ in mes_v11_0_queue_init_register()
842 /* set CP_HQD_PQ_BASE/HI with the ring buffer base address */ in mes_v11_0_queue_init_register()
H A Dmes_v10_1.c621 memset(eop, 0, adev->mes.eop_gpu_obj[pipe]->tbo.base.size); in mes_v10_1_allocate_eop_buf()
758 /* set CP_MQD_BASE_ADDR/HI with the MQD base address */
767 /* set CP_HQD_PQ_BASE/HI with the ring buffer base address */
/kernel/linux/linux-6.6/drivers/gpio/
H A Dgpio-sim.c421 gc->base = -1; in gpio_sim_add_bank()
/kernel/linux/linux-6.6/drivers/dma/
H A Dep93xx_dma.c1339 edmac->regs = cdata->base; in ep93xx_dma_probe()
/kernel/linux/linux-6.6/drivers/crypto/hisilicon/sec2/
H A Dsec_main.c854 regset->base = qm->io_base; in sec_core_debug_init()
/kernel/linux/linux-6.6/drivers/net/ethernet/marvell/mvpp2/
H A Dmvpp2.h486 * relative to port->base.
1029 /* Shared registers' base addresses */
1034 /* On PPv2.2 and PPv2.3, each "software thread" can access the base
1200 /* Per-port registers' base address */
1201 void __iomem *base; member
1510 /* BPPE virtual base address */
1512 /* BPPE DMA base address */
/kernel/linux/linux-6.6/drivers/net/ethernet/mediatek/
H A Dmtk_eth_soc.h870 * @dma_addr0: The base addr of the first segment
872 * @dma_addr1: The base addr of the second segment
1099 u32 rx_ptr; /* rx base pointer */
1113 u32 rx_ptr; /* rx base pointer */
1195 * @base: The mapped register i/o base
1240 void __iomem *base; member

Completed in 71 milliseconds

1...<<711712713714715716717718719720>>...739