Searched refs:addUse (Results 26 - 32 of 32) sorted by relevance
12
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| H A D | AArch64CallLowering.cpp | 171 MIB.addUse(PhysReg, RegState::Implicit);
365 MIB.addUse(AArch64::X21, RegState::Implicit); in lowerReturn()
|
| H A D | AArch64FastISel.cpp | 5138 .addUse(AddrReg) in selectAtomicCmpXchg()
5139 .addUse(DesiredReg) in selectAtomicCmpXchg()
5140 .addUse(NewReg); in selectAtomicCmpXchg()
5144 .addUse(ResultReg1) in selectAtomicCmpXchg()
5145 .addUse(DesiredReg) in selectAtomicCmpXchg()
5150 .addUse(AArch64::WZR) in selectAtomicCmpXchg()
5151 .addUse(AArch64::WZR) in selectAtomicCmpXchg()
|
| H A D | AArch64InstrInfo.cpp | 1516 .addUse(Reg, RegState::Kill) in expandPostRAPseudo()
1558 .addUse(Reg, RegState::Kill) in expandPostRAPseudo()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| H A D | ARMCallLowering.cpp | 125 MIB.addUse(PhysReg, RegState::Implicit);
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstrBuilder.h | 114 const MachineInstrBuilder &addUse(Register RegNo, unsigned Flags = 0, in addUse() function in llvm::MachineInstrBuilder
117 "Misleading addUse defines register, use addReg instead."); in addUse()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | InstructionSelectorImpl.h | 842 OutMIs[InsnID].addUse(RegNum, RegState::Implicit); in executeMatchTable()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| H A D | X86InstructionSelector.cpp | 545 addFullAddress(MIB, AM).addUse(DefReg); in selectLoadStoreOp()
|
Completed in 23 milliseconds
12