| /drivers/hdf_core/framework/tools/hcs-view/hcsWebView/src/hcs/ |
| H A D | re.js | |
| /third_party/elfutils/libdwfl/ |
| H A D | dwfl_frame_regs.c | 36 dwfl_thread_state_registers(Dwfl_Thread *thread, int firstreg, unsigned nregs, const Dwarf_Word *regs) dwfl_thread_state_registers() argument
|
| /third_party/mesa3d/src/imagination/vulkan/winsys/pvrsrvkm/fw-api/ |
| H A D | pvr_rogue_fwif_rf.h | 43 struct rogue_fwif_rf_regs ALIGN_ATTR(8) regs; member
|
| /third_party/node/deps/v8/src/codegen/ |
| H A D | register.h | 28 inline constexpr bool AreAliased(RegTypes... regs) { in AreAliased() argument
|
| /third_party/elfutils/backends/ |
| H A D | i386_unwind.c | 54 Dwarf_Word regs[2]; in i386_unwind() local
|
| /third_party/backends/backend/ |
| H A D | hp4200_lm9830.c | 155 lm9830_ini_scanner (int fd, unsigned char *regs) in lm9830_ini_scanner() argument
|
| /third_party/backends/backend/genesys/ |
| H A D | register_cache.h | 41 void update(const Genesys_Register_Set& regs) in update() argument
|
| H A D | command_set_common.cpp | 36 GenesysRegisterSettingSet regs; in is_head_home() member
155 void CommandSetCommon::set_motor_mode(Genesys_Device& dev, Genesys_Register_Set& regs, in set_motor_mode() argument
|
| /third_party/libunwind/libunwind/src/arm/ |
| H A D | Gresume.c | 43 unsigned long regs[10]; in arm_local_resume() local
[all...] |
| /third_party/libunwind/libunwind/src/sh/ |
| H A D | Gresume.c | 43 unsigned long regs[8]; in sh_local_resume() local
[all...] |
| /third_party/libunwind/libunwind/src/aarch64/ |
| H A D | Gresume.c | 43 unsigned long regs[24]; in aarch64_local_resume() local
[all...] |
| /third_party/libunwind/libunwind/src/riscv/ |
| H A D | Gresume.c | 54 unw_word_t *regs = (unw_word_t*)sc; in riscv_local_resume() local
|
| /third_party/ltp/testcases/kdump/lib/kprobes/ |
| H A D | kprobes.c | 14 jdo_fork(unsigned long clone_flags, unsigned long stack_start, struct pt_regs *regs, unsigned long stack_size, int __user * parent_tidptr, int __user * child_tidptr) jdo_fork() argument
|
| /third_party/mesa3d/src/imagination/rogue/ |
| H A D | rogue_regalloc.h | 59 struct ra_regs *regs; member
|
| /third_party/ltp/testcases/kernel/syscalls/ptrace/ |
| H A D | ptrace04.c | 31 } regs[] = { variable
|
| /third_party/musl/arch/aarch64/bits/ |
| H A D | user.h | 2 unsigned long long regs[31]; member
|
| /third_party/musl/arch/loongarch64/bits/ |
| H A D | user.h | 5 unsigned long regs[32]; member
|
| /third_party/libunwind/libunwind/src/ptrace/ |
| H A D | _UPT_access_reg.c | 45 gregset_t regs; in _UPT_access_reg() local
331 gregset_t regs; in _UPT_access_reg() local
|
| /third_party/mesa3d/src/gallium/drivers/lima/ir/gp/ |
| H A D | optimize.c | 181 BITSET_WORD *regs = rzalloc_array(comp, BITSET_WORD, comp->cur_reg); in dead_code_eliminate() local
|
| /third_party/mesa3d/src/util/tests/ |
| H A D | register_allocate_test.cpp | 51 thumb_checks(struct ra_regs *regs, unsigned reg32_base, unsigned reg64_base) in thumb_checks() argument
90 struct ra_regs *regs = ra_alloc_reg_set(mem_ctx, 100, true); in TEST_F() local
130 struct ra_regs *regs = ra_alloc_reg_set(mem_ctx, 16, true); TEST_F() local
154 struct ra_regs *regs = ra_alloc_reg_set(mem_ctx, 16, true); TEST_F() local
175 struct ra_regs *regs = ra_alloc_reg_set(mem_ctx, base_regs, true); TEST_F() local
[all...] |
| /third_party/mesa3d/src/panfrost/bifrost/ |
| H A D | bi_print.c | 44 bi_print_slots(bi_registers *regs, FILE *fp) in bi_print_slots() argument
[all...] |
| /third_party/musl/arch/mips/bits/ |
| H A D | user.h | 2 unsigned long regs[45+64]; member
|
| /third_party/musl/arch/mips64/bits/ |
| H A D | user.h | 2 unsigned long regs[102]; member
|
| /third_party/musl/arch/mipsn32/bits/ |
| H A D | user.h | 2 unsigned long regs[102]; member
|
| /third_party/skia/third_party/externals/abseil-cpp/absl/random/internal/ |
| H A D | randen_detect.cc | 130 int regs[4]; in CPUSupportsRandenHwAes() local
|