/third_party/libunwind/libunwind/src/mips/ |
H A D | Ginit.c | 45 uc_addr (ucontext_t *uc, int reg) in uc_addr() argument 58 tdep_uc_addr (ucontext_t *uc, int reg) in tdep_uc_addr() argument 110 access_reg(unw_addr_space_t as, unw_regnum_t reg, unw_word_t *val, int write, void *arg) access_reg() argument 141 access_fpreg(unw_addr_space_t as, unw_regnum_t reg, unw_fpreg_t *val, int write, void *arg) access_fpreg() argument [all...] |
/third_party/libunwind/libunwind/src/ppc64/ |
H A D | Ginit.c | 46 uc_addr (ucontext_t *uc, int reg) in uc_addr() argument 107 tdep_uc_addr(ucontext_t *uc, int reg) tdep_uc_addr() argument 152 access_reg(unw_addr_space_t as, unw_regnum_t reg, unw_word_t *val, int write, void *arg) access_reg() argument 185 access_fpreg(unw_addr_space_t as, unw_regnum_t reg, unw_fpreg_t *val, int write, void *arg) access_fpreg() argument [all...] |
/third_party/mesa3d/src/compiler/nir/ |
H A D | nir_lower_vec_to_movs.c | 256 nir_register *reg in nir_lower_vec_to_movs_instr() local [all...] |
/third_party/mesa3d/src/broadcom/simulator/ |
H A D | v3d_simulator_wrapper.cpp | 59 uint32_t v3d_hw_read_reg(struct v3d_hw *hw, uint32_t reg) in v3d_hw_read_reg() argument 64 void v3d_hw_write_reg(struct v3d_hw *hw, uint32_t reg, uint32_t val) in v3d_hw_write_reg() argument
|
/third_party/mesa3d/src/broadcom/compiler/ |
H A D | vir_dump.c | 148 vir_print_reg(struct v3d_compile *c, const struct qinst *inst, struct qreg reg) vir_print_reg() argument
|
/third_party/mesa3d/src/gallium/drivers/radeonsi/ |
H A D | si_pm4.c | 56 static void si_pm4_set_reg_custom(struct si_pm4_state *state, unsigned reg, uint32_t val, in si_pm4_set_reg_custom() argument 77 void si_pm4_set_reg(struct si_pm4_state *state, unsigned reg, uint32_t val) in si_pm4_set_reg() argument 107 si_pm4_set_reg_idx3(struct si_pm4_state *state, unsigned reg, uint32_t val) si_pm4_set_reg_idx3() argument [all...] |
H A D | radeon_vcn_dec_jpeg.c | 57 static void set_reg_jpeg(struct radeon_decoder *dec, unsigned reg, unsigned cond, unsigned type, in set_reg_jpeg() argument
|
H A D | si_cp_reg_shadowing.c | 183 static void si_set_context_reg_array(struct radeon_cmdbuf *cs, unsigned reg, unsigned num, in si_set_context_reg_array() argument
|
/third_party/mesa3d/src/intel/compiler/ |
H A D | brw_ir_fs.h | 58 negate(fs_reg reg) in negate() argument 66 retype(fs_reg reg, enum brw_reg_type type) in retype() argument 73 byte_offset(fs_reg reg, unsigne argument 104 horiz_offset(const fs_reg ®, unsigned delta) horiz_offset() argument 132 offset(fs_reg reg, unsigned width, unsigned delta) offset() argument 155 component(fs_reg reg, unsigned idx) component() argument 248 is_periodic(const fs_reg ®, unsigned n) is_periodic() argument 272 is_uniform(const fs_reg ®) is_uniform() argument 281 quarter(const fs_reg ®, unsigned idx) quarter() argument [all...] |
H A D | brw_vec4_live_variables.h | 114 var_from_reg(const simple_allocator &alloc, const src_reg ®, in var_from_reg() argument [all...] |
/third_party/mesa3d/src/gallium/drivers/vc4/ |
H A D | vc4_qir_lower_uniforms.c | 48 add_uniform(struct hash_table *ht, struct qreg reg) in add_uniform() argument 62 remove_uniform(struct hash_table *ht, struct qreg reg) in remove_uniform() argument
|
/third_party/mesa3d/src/gallium/drivers/r600/sfn/ |
H A D | sfn_peephole.cpp | 216 auto reg = s->as_register(); in visit() local
|
/third_party/node/deps/icu-small/source/i18n/ |
H A D | transreg.h | 428 const TransliteratorRegistry& reg; member in TransliteratorRegistry::Enumeration
|
/third_party/mesa3d/src/panfrost/bifrost/ |
H A D | bi_opt_dce.c | 86 unsigned reg = ins->dest[d].value; in bi_postra_liveness_ins() local 94 unsigned reg = ins->src[s].value; in bi_postra_liveness_ins() local 169 unsigned reg = ins->dest[d].value; in bi_opt_dce_post_ra() local
|
/third_party/node/deps/v8/src/compiler/backend/x64/ |
H A D | unwinding-info-writer-x64.h | 60 BlockInitialState(Register reg, int offset, bool tracking_fp) in BlockInitialState() argument
|
/third_party/node/deps/v8/src/compiler/ |
H A D | c-linkage.cc | 251 auto reg = IsFloatingPoint(msig->GetReturn(0).representation()) in GetSimplifiedCDescriptor() local
|
/third_party/node/deps/v8/src/interpreter/ |
H A D | handler-table-builder.cc | 71 void HandlerTableBuilder::SetContextRegister(int handler_id, Register reg) { in SetContextRegister() argument
|
/third_party/node/deps/v8/src/maglev/ |
H A D | maglev-regalloc.h | 65 void FreeRegister(Register reg) { free_registers_.set(reg); } in FreeRegister() argument
|
H A D | maglev-register-frame-array.h | 75 T& operator[](interpreter::Register reg) { return frame_start_[reg.index()]; } in operator []() argument [all...] |
/third_party/mesa3d/src/gallium/drivers/i915/ |
H A D | i915_debug_fp.c | 119 print_reg_neg_swizzle(char **stream, unsigned reg) in print_reg_neg_swizzle() argument
|
/third_party/mesa3d/src/gallium/drivers/lima/ir/pp/ |
H A D | scheduler.c | 62 int i = 0, reg[n]; in ppir_schedule_calc_sched_info() local [all...] |
/third_party/mesa3d/src/nouveau/codegen/ |
H A D | nv50_ir_target_nvc0.cpp | 402 Storage ® = ld->getSrc(0)->asImm()->reg; local [all...] |
/third_party/mesa3d/src/panfrost/bifrost/valhall/ |
H A D | va_mark_last.c | 59 unsigned reg = I->src[s].value; in bi_staging_read_mask() local 70 bi_writes_reg(const bi_instr *I, unsigned reg) in bi_writes_reg() argument
|
/third_party/mesa3d/src/gallium/drivers/etnaviv/ |
H A D | etnaviv_compiler_nir_ra.c | 186 unsigned reg; in etna_ra_assign() local
|
/third_party/mesa3d/src/gallium/drivers/freedreno/a2xx/ |
H A D | ir2_ra.c | 59 struct ir2_reg *reg; in set_need_emit() local 110 struct ir2_reg *reg; in ra_count_refs() local 140 ra_reg(struct ir2_context *ctx, struct ir2_reg *reg, int force_idx, bool export, in ra_reg() argument 199 struct ir2_reg *reg; ra_src_free() local [all...] |