| /third_party/node/deps/v8/src/compiler/backend/arm64/ |
| H A D | code-generator-arm64.cc | 684 InstructionCode opcode = instr->opcode(); in AssembleArchInstruction() local 453 EmitOOLTrapIfNeeded(Zone* zone, CodeGenerator* codegen, InstructionCode opcode, Instruction* instr, int pc) EmitOOLTrapIfNeeded() argument 461 EmitOOLTrapIfNeeded(Zone* zone, CodeGenerator* codegen, InstructionCode opcode, Instruction* instr, int pc) EmitOOLTrapIfNeeded() argument 1842 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1846 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1850 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1854 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1858 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1862 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1866 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1870 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1874 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1878 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1882 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1886 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1914 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1931 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1935 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1939 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1943 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1947 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local 1951 EmitOOLTrapIfNeeded(zone(), this, opcode, instr, __ pc_offset()); AssembleArchInstruction() local [all...] |
| /third_party/node/deps/v8/src/compiler/backend/mips64/ |
| H A D | code-generator-mips64.cc | 575 InstructionCode opcode = instr->opcode(); in AssembleArchInstruction() local [all...] |
| /third_party/node/deps/v8/src/compiler/backend/ppc/ |
| H A D | code-generator-ppc.cc | 799 ArchOpcode opcode = ArchOpcodeField::decode(instr->opcode()); in AssembleArchInstruction() local [all...] |
| /third_party/node/deps/v8/src/compiler/ |
| H A D | js-operator.h | 54 static constexpr bool IsUnaryWithFeedback(Operator::Opcode opcode) { in IsUnaryWithFeedback() argument 67 static constexpr bool IsBinaryWithFeedback(Operator::Opcode opcode) { in IsBinaryWithFeedback() argument 1442 IsExpectedOpcode(int opcode) IsExpectedOpcode() argument 1447 IsExpectedOpcode(int opcode) IsExpectedOpcode() argument [all...] |
| H A D | js-operator.cc | 25 constexpr Operator::Properties BinopProperties(Operator::Opcode opcode) { in BinopProperties() argument [all...] |
| H A D | scheduler.cc | 1344 IrOpcode::Value opcode = node->opcode(); in InitializePlacement() local [all...] |
| /third_party/node/deps/v8/src/compiler/backend/ia32/ |
| H A D | code-generator-ia32.cc | 694 InstructionCode opcode = instr->opcode(); AssembleArchInstruction() local [all...] |
| /third_party/node/deps/v8/src/compiler/backend/mips/ |
| H A D | code-generator-mips.cc | 612 InstructionCode opcode = instr->opcode(); in AssembleArchInstruction() local [all...] |
| /third_party/node/deps/v8/src/compiler/backend/loong64/ |
| H A D | code-generator-loong64.cc | 560 InstructionCode opcode = instr->opcode(); in AssembleArchInstruction() local [all...] |
| /third_party/node/deps/v8/src/compiler/backend/riscv64/ |
| H A D | code-generator-riscv64.cc | 631 InstructionCode opcode = instr->opcode(); in AssembleArchInstruction() local [all...] |
| /third_party/node/deps/v8/src/codegen/s390/ |
| H A D | assembler-s390.h | 576 ri_format(Opcode opcode, int f1, int f2) ri_format() argument 857 rie_d_format(Opcode opcode, int f1, int f2, int f3, int f4) rie_d_format() argument 874 rie_e_format(Opcode opcode, int f1, int f2, int f3) rie_e_format() argument 891 rie_f_format(Opcode opcode, int f1, int f2, int f3, int f4, int f5) rie_f_format() argument [all...] |
| /third_party/node/deps/v8/src/codegen/ppc/ |
| H A D | constants-ppc.h | 2999 uint32_t opcode = PrefixOpcodeField(); in OpcodeBase() local [all...] |
| /third_party/node/deps/v8/src/diagnostics/x64/ |
| H A D | disasm-x64.cc | 887 byte opcode = *data; in AVXInstruction() local 1832 byte opcode = *(data + 1); TwoByteOpcodeInstruction() local 2261 TwoByteMnemonic(byte opcode) TwoByteMnemonic() argument 2621 byte opcode = *data; InstructionDecode() local [all...] |
| /third_party/node/deps/v8/src/diagnostics/ia32/ |
| H A D | disasm-ia32.cc | 691 byte opcode = *data; in AVXInstruction() local [all...] |
| /third_party/node/deps/v8/src/deoptimizer/ |
| H A D | translated-state.cc | 38 TranslationOpcode opcode = TranslationOpcodeFromInt(iterator.Next()); in TranslationArrayPrintSingleFrame() local 730 TranslationOpcode opcode = TranslationOpcodeFromInt(iterator->Next()); CreateNextTranslatedFrame() local 969 TranslationOpcode opcode = TranslationOpcodeFromInt(iterator->Next()); CreateNextTranslatedValue() local 1314 TranslationOpcode opcode = TranslationOpcodeFromInt(iterator->Next()); Init() local [all...] |
| /third_party/node/deps/v8/src/interpreter/ |
| H A D | interpreter-generator.cc | 157 TNode<WordT> opcode = LoadBytecode(BytecodeOffset()); in IGNITION_HANDLER() local
|
| H A D | interpreter-assembler.cc | 296 StoreRegisterForShortStar(TNode<Object> value, TNode<WordT> opcode) StoreRegisterForShortStar() argument
|
| /third_party/mesa3d/src/gallium/auxiliary/nir/ |
| H A D | tgsi_to_nir.c | 857 enum tgsi_opcode opcode = c->token->FullInstruction.Instruction.Opcode; in ttn_get_src() local
|
| /third_party/mesa3d/src/intel/compiler/ |
| H A D | brw_eu_emit.c | 697 brw_next_insn(struct brw_codegen *p, unsigned opcode) in brw_next_insn() argument 730 brw_alu1(struct brw_codegen *p, unsigned opcode, in brw_alu1() argument 740 brw_alu2(struct brw_codegen *p, unsigned opcode, in brw_alu2() argument 806 brw_alu3(struct brw_codegen *p, unsigned opcode, struct brw_reg dest, in brw_alu3() argument
|
| H A D | brw_eu.h | 1195 lsc_opcode_has_cmask(enum lsc_opcode opcode) in lsc_opcode_has_cmask() argument 1201 lsc_opcode_has_transpose(enum lsc_opcode opcode) in lsc_opcode_has_transpose() argument 1273 lsc_msg_desc(UNUSED const struct intel_device_info *devinfo, enum lsc_opcode opcode, unsigned simd_size, enum lsc_addr_surface_type addr_type, enum lsc_addr_size addr_sz, unsigned num_coordinates, enum lsc_data_size data_sz, unsigned num_channels, bool transpose, unsigned cache_ctrl, bool has_dest) lsc_msg_desc() argument [all...] |
| /third_party/mesa3d/src/gallium/auxiliary/tgsi/ |
| H A D | tgsi_ureg.c | 1245 static void validate( enum tgsi_opcode opcode, in validate() argument 1260 ureg_emit_insn(struct ureg_program *ureg, enum tgsi_opcode opcode, boolean saturate, unsigned precise, unsigned num_dst, unsigned num_src) ureg_emit_insn() argument 1401 ureg_insn(struct ureg_program *ureg, enum tgsi_opcode opcode, const struct ureg_dst *dst, unsigned nr_dst, const struct ureg_src *src, unsigned nr_src, unsigned precise ) ureg_insn() argument 1436 ureg_tex_insn(struct ureg_program *ureg, enum tgsi_opcode opcode, const struct ureg_dst *dst, unsigned nr_dst, enum tgsi_texture_type target, enum tgsi_return_type return_type, const struct tgsi_texture_offset *texoffsets, unsigned nr_offset, const struct ureg_src *src, unsigned nr_src ) ureg_tex_insn() argument 1481 ureg_memory_insn(struct ureg_program *ureg, enum tgsi_opcode opcode, const struct ureg_dst *dst, unsigned nr_dst, const struct ureg_src *src, unsigned nr_src, unsigned qualifier, enum tgsi_texture_type texture, enum pipe_format format) ureg_memory_insn() argument [all...] |
| /third_party/mesa3d/src/gallium/drivers/r600/sfn/ |
| H A D | sfn_instr_alu.cpp | 43 AluInstr::AluInstr(EAluOp opcode, PRegister dest, in AluInstr() argument 70 AluInstr::AluInstr(EAluOp opcode): in AluInstr() argument 75 AluInstr::AluInstr(EAluOp opcode, int chan): in AluInstr() argument 81 AluInstr::AluInstr(EAluOp opcode, PRegister dest, PVirtualValue src0, in AluInstr() argument 88 AluInstr(EAluOp opcode, PRegister dest, PVirtualValue src0, PVirtualValue src1, const std::set<AluModifiers>& m_flags) AluInstr() argument 96 AluInstr(EAluOp opcode, PRegister dest, PVirtualValue src0, PVirtualValue src1, PVirtualValue src2, const std::set<AluModifiers>& m_flags) AluInstr() argument 1425 emit_alu_op1_64bit(const nir_alu_instr& alu, EAluOp opcode, Shader& shader, bool switch_chan) emit_alu_op1_64bit() argument 1520 emit_alu_op2_64bit(const nir_alu_instr& alu, EAluOp opcode, Shader& shader, bool switch_src) emit_alu_op2_64bit() argument 1576 emit_alu_op2_64bit_one_dst(const nir_alu_instr& alu, EAluOp opcode, Shader& shader, bool switch_order) emit_alu_op2_64bit_one_dst() argument 1612 emit_alu_op1_64bit_trans(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_op1_64bit_trans() argument 1637 emit_alu_fma_64bit(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_fma_64bit() argument 1826 emit_alu_op1(const nir_alu_instr& alu, EAluOp opcode, Shader& shader, const AluOpFlags& flags) emit_alu_op1() argument 1855 emit_alu_op2(const nir_alu_instr& alu, EAluOp opcode, Shader& shader, AluInstr::Op2Options opts) emit_alu_op2() argument 1893 emit_alu_op2_int(const nir_alu_instr& alu, EAluOp opcode, Shader& shader, AluInstr::Op2Options opts) emit_alu_op2_int() argument 1904 emit_alu_op3(const nir_alu_instr& alu, EAluOp opcode, Shader& shader, const std::array<int, 3>& src_shuffle) emit_alu_op3() argument 1937 emit_any_all_fcomp2(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_any_all_fcomp2() argument 2181 emit_alu_i2orf2_b1(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_i2orf2_b1() argument 2202 emit_alu_comb_with_zero(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_comb_with_zero() argument 2335 emit_alu_trans_op1_eg(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_trans_op1_eg() argument 2360 emit_alu_f2i32_or_u32_eg(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_f2i32_or_u32_eg() argument 2392 emit_alu_trans_op1_cayman(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_trans_op1_cayman() argument 2424 emit_alu_trans_op2_eg(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_trans_op2_eg() argument 2451 emit_alu_trans_op2_cayman(const nir_alu_instr& alu, EAluOp opcode, Shader& shader) emit_alu_trans_op2_cayman() argument 2486 emit_tex_fdd(const nir_alu_instr& alu, TexInstr::Opcode opcode, bool fine, Shader& shader) emit_tex_fdd() argument [all...] |
| /third_party/mesa3d/src/gallium/drivers/r300/compiler/ |
| H A D | radeon_pair_schedule.c | 598 const struct rc_opcode_info * opcode; in destructive_merge_instructions() local 783 static int can_remap(unsigned int opcode) in can_remap() argument 794 static int can_convert_opcode_to_alpha(unsigned int opcode) in can_convert_opcode_to_alpha() argument 1312 const struct rc_opcode_info * opcode = rc_get_opcode_info(inst->U.I.Opcode); is_controlflow() local [all...] |
| /third_party/mesa3d/src/gallium/drivers/r600/ |
| H A D | r600_asm.c | 1707 unsigned opcode = r600_isa_alu_opcode(bc->isa->hw_class, alu->op); in r600_bytecode_alu_build() local 1765 unsigned opcode = r600_isa_cf_opcode(bc->isa->hw_class, cf->op); in r600_bytecode_cf_build() local
|
| /third_party/skia/third_party/externals/angle2/src/libANGLE/ |
| H A D | validationES1.cpp | 1128 bool ValidateLogicOp(const Context *context, angle::EntryPoint entryPoint, LogicalOperation opcode) in ValidateLogicOp() argument
|