num_parents (definition) in projects: device

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched defs:num_parents (Results 1 - 13 of 13) sorted by relevance

/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A D	clk-dclk-divider.c	`91 rockchip_clk_register_dclk_branch(const char name, const char const parent_names, u8 num_parents, void __iomem base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, int div_offset, u8 div_shift, u8 div_width, u8 div_flags, struct clk_div_table div_table, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, unsigned long max_prate, spinlock_t lock) rockchip_clk_register_dclk_branch() argument`
H A D	clk.h	`436 u8 num_parents; member 587 u8 num_parents; member [all...]`
/device/soc/rockchip/common/vendor/drivers/clk/
H A D	clk-dclk-divider.c	`92 struct clk rockchip_clk_register_dclk_branch(const char name, const char const parent_names, u8 num_parents, in rockchip_clk_register_dclk_branch() argument`
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/rockchip/
H A D	rockchip_vop2_clk.c	`56 u8 num_parents; member`
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A D	clk-cpu.c	`245 struct clk rockchip_clk_register_cpuclk(const char name, u8 num_parents, struct clk parent, struct clk alt_parent, in rockchip_clk_register_cpuclk() argument`
H A D	clk-ddr.c	`218 struct clk rockchip_clk_register_ddrclk(const char name, int flags, const char const parent_names, u8 num_parents, in rockchip_clk_register_ddrclk() argument`
H A D	clk-half-divider.c	`148 struct clk rockchip_clk_register_halfdiv(const char name, const char const parent_names, u8 num_parents, in rockchip_clk_register_halfdiv() argument`
H A D	clk.c	37 static struct clk rockchip_clk_register_branch(const char name, const char const parent_names, u8 num_parents, in rockchip_clk_register_branch() argument 221 rockchip_clk_register_frac_branch(struct rockchip_clk_provider ctx, const char name, const char const parent_names, u8 num_parents, void __iomem base, int muxdiv_offset, u8 div_flags, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, struct rockchip_clk_branch child, unsigned long max_prate, spinlock_t lock) rockchip_clk_register_frac_branch() argument 327 rockchip_clk_register_factor_branch(const char name, const char const parent_names, u8 num_parents, void __iomem base, unsigned int mult, unsigned int div, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, spinlock_t lock) rockchip_clk_register_factor_branch() argument 371 rockchip_clk_register_composite_brother_branch( struct rockchip_clk_provider ctx, const char name, const char const parent_names, u8 num_parents, void __iomem base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, u32 mux_table, int div_offset, u8 div_shift, u8 div_width, u8 div_flags, struct clk_div_table div_table, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, struct rockchip_clk_branch brother, spinlock_t lock) rockchip_clk_register_composite_brother_branch() argument 610 rockchip_clk_register_armclk(struct rockchip_clk_provider ctx, unsigned int lookup_id, const char name, u8 num_parents, struct clk parent, struct clk alt_parent, const struct rockchip_cpuclk_reg_data reg_data, const struct rockchip_cpuclk_rate_table *rates, int nrates) rockchip_clk_register_armclk() argument [all...]
H A D	clk-pll.c	`1197 rockchip_clk_register_pll(struct rockchip_clk_provider ctx, enum rockchip_pll_type pll_type, const char name, const char const parent_names, u8 num_parents, int con_offset, int grf_lock_offset, int lock_shift, int mode_offset, int mode_shift, struct rockchip_pll_rate_table *rate_table, unsigned long flags, u8 clk_pll_flags) rockchip_clk_register_pll() argument`
H A D	clk.h	`367 u8 num_parents; member 491 u8 num_parents; member [all...]`
/device/soc/rockchip/rk3588/kernel/drivers/gpu/drm/rockchip/
H A D	rockchip_vop2_clk.c	`67 u8 num_parents; member`
/device/soc/rockchip/common/sdk_linux/include/linux/
H A D	clk-provider.h	`283 u8 num_parents; member [all...]`
/device/soc/rockchip/rk3588/kernel/drivers/soc/rockchip/
H A D	clk.h	`436 u8 num_parents; member 587 u8 num_parents; member [all...]`

Completed in 14 milliseconds