| /third_party/mesa3d/src/intel/blorp/ |
| H A D | blorp_blit.c | 129 nir_ssa_def *mul = nir_vec2(b, nir_channel(b, coord_transform, 0), in blorp_blit_apply_transform() local
|
| /third_party/mesa3d/src/nouveau/codegen/ |
| H A D | nv50_ir_peephole.cpp | 1231 Instruction *mul; in opnd() local
[all...] |
| /third_party/ltp/tools/sparse/sparse-src/ |
| H A D | evaluate.c | 622 struct expression *mul = alloc_expression(expr->pos, EXPR_BINOP); in evaluate_ptr_add() local
|
| /third_party/mesa3d/src/gallium/auxiliary/gallivm/ |
| H A D | lp_bld_format_s3tc.c | 1220 LLVMValueRef x, mul, delta, res, v0, v1, elems[8]; in lp_build_lerp23_single() local
|
| /third_party/skia/third_party/externals/swiftshader/src/OpenGL/compiler/ |
| H A D | OutputASM.cpp | 776 Instruction *mul = emit(sw::Shader::OPCODE_MUL, result, i, left, 0, right, i); in visitBinary() local
914 Instruction *mul = emit(sw::Shader::OPCODE_MUL, result, left, right); in visitBinary() local
933 Instruction *mul = emit(sw::Shader::OPCODE_MUL, result, i, left, 0, right, i); in visitBinary() local
1389 Instruction *mul = emit(sw::Shader::OPCODE_MUL, &coord, arg[1], &coord); in visitAggregate() local
1726 Instruction *mul = emit(sw::Shader::OPCODE_MUL, result, i, arg[0], 0, arg[1]); in visitAggregate() local
2730 Instruction *mul = emit(sw::Shader::OPCODE_IMUL, &address, &address, &oldScale); lvalue() local
[all...] |
| /third_party/skia/third_party/externals/swiftshader/src/Shader/ |
| H A D | ShaderCore.cpp | 814 void ShaderCore::mul(Vector4f &dst, const Vector4f &src0, const Vector4f &src1) in mul() function in sw::ShaderCore
|
| /third_party/mesa3d/src/amd/compiler/ |
| H A D | aco_optimizer.cpp | 3571 VOP3P_instruction* mul = &mul_instr->vop3p(); combine_vop3p() local
3889 VOP3_instruction& mul = mul_instr->vop3(); combine_instruction() local
[all...] |
| /third_party/node/deps/v8/src/codegen/ia32/ |
| H A D | assembler-ia32.cc | 1085 void Assembler::mul(Register src) { in mul() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| H A D | simulator-logic-arm64.cc | 701 LogicVRegister Simulator::mul(VectorFormat vform, LogicVRegister dst, in mul() function in v8::internal::Simulator
711 LogicVRegister Simulator::mul(VectorFormat vform, LogicVRegister dst, in mul() function in v8::internal::Simulator
|
| /third_party/skia/src/core/ |
| H A D | SkVM.h | 728 F32 mul(F32 x, float y) { return mul(x, splat(y)); } in mul() function in skvm::Builder
729 F32 mul(float x, F32 y) { return mul(splat(x), y); } in mul() function in skvm::Builder
842 I32 mul(I32 x, int y) { return mul(x, splat(y)); } abs() function in skvm::Builder
843 I32 mul(int x, I32 y) { return mul(splat(x), y); } abs() function in skvm::Builder
[all...] |
| /third_party/skia/third_party/externals/tint/src/writer/spirv/ |
| H A D | builder.cc | 2416 auto mul = result_op(); in GenerateIntrinsicCall() local
|
| /third_party/vixl/src/aarch64/ |
| H A D | assembler-aarch64.cc | 897 void Assembler::mul(const Register& rd, in mul() function in vixl::aarch64::Assembler
|
| H A D | assembler-sve-aarch64.cc | 2398 void Assembler::mul(const ZRegister& zd, in mul() function in vixl::aarch64::Assembler
3656 void Assembler::mul(const ZRegister& zd, const ZRegister& zn, int imm8) { in mul() function in vixl::aarch64::Assembler
7327 void Assembler::mul(const ZRegister& zd, in mul() function in vixl::aarch64::Assembler
7348 void Assembler::mul(const ZRegister& zd, in mul() function in vixl::aarch64::Assembler
|
| /third_party/vk-gl-cts/modules/gles3/functional/ |
| H A D | es3fShaderOperatorTests.cpp | 185 inline int mul (int a, int b) { return static_cast<int>(static_cast<deInt64>(a) * static_cast<deInt64>(b)); } in mul() function
189 inline deUint32 mul (deUint32 a, deUint32 b) { return a * b; } in mul() function
[all...] |
| /third_party/mesa3d/src/freedreno/vulkan/ |
| H A D | tu_pipeline.c | 180 unsigned mul = binding->size / (A6XX_TEX_CONST_DWORDS * 4); in tu6_emit_load_state() local
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | assembler-arm64.cc | 1086 void Assembler::mul(const Register& rd, const Register& rn, in mul() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/codegen/mips64/ |
| H A D | assembler-mips64.cc | 1731 void Assembler::mul(Register rd, Register rs, Register rt) { in mul() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/codegen/mips/ |
| H A D | assembler-mips.cc | 1793 void Assembler::mul(Register rd, Register rs, Register rt) { in mul() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| H A D | assembler-arm.cc | 1763 void Assembler::mul(Register dst, Register src1, Register src2, SBit s, in mul() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/codegen/riscv64/ |
| H A D | assembler-riscv64.cc | 1783 void Assembler::mul(Register rd, Register rs1, Register rs2) { in mul() function in v8::internal::Assembler
|
| /third_party/vixl/src/aarch32/ |
| H A D | assembler-aarch32.cc | 7456 void Assembler::mul( in mul() function in vixl::aarch32::Assembler
|
| H A D | assembler-aarch32.h | 2685 void mul(Register rd, Register rn, Register rm) { mul(al, Best, rd, rn, rm); } in mul() function in vixl::aarch32::Assembler
2686 void mul(Condition cond, Register rd, Register rn, Register rm) { in mul() function in vixl::aarch32::Assembler
2689 void mul(EncodingSize size, Register rd, Register rn, Register rm) { in mul() function in vixl::aarch32::Assembler
|
| H A D | disasm-aarch32.cc | 1963 void Disassembler::mul( in mul() function in vixl::aarch32::Disassembler
[all...] |
| /third_party/python/Lib/test/ |
| H A D | _test_multiprocessing.py | 2382 def mul(x, y): function
|
| /third_party/libbpf/src/ |
| H A D | libbpf.c | 2520 __u32 mul; local
|