| /third_party/node/deps/v8/src/diagnostics/arm/ |
| H A D | disasm-arm.cc | 2090 Format(instr, "vrsqrts.f32 'Qd, 'Qn, 'Qm"); in DecodeAdvancedSIMDDataProcessing()
|
| /third_party/vixl/src/aarch32/ |
| H A D | assembler-aarch32.h | 5669 void vrsqrts(
5671 void vrsqrts(DataType dt, DRegister rd, DRegister rn, DRegister rm) { in vrsqrts() function in vixl::aarch32::Assembler
5672 vrsqrts(al, dt, rd, rn, rm); in vrsqrts()
5675 void vrsqrts(
5677 void vrsqrts(DataType dt, QRegister rd, QRegister rn, QRegister rm) { in vrsqrts() function in vixl::aarch32::Assembler
5678 vrsqrts(al, dt, rd, rn, rm); in vrsqrts()
|
| H A D | disasm-aarch32.h | 2405 void vrsqrts(
2408 void vrsqrts(
|
| H A D | assembler-aarch32.cc | 25051 void Assembler::vrsqrts( in vrsqrts() function in vixl::aarch32::Assembler
25075 Delegate(kVrsqrts, &Assembler::vrsqrts, cond, dt, rd, rn, rm); in vrsqrts()
25078 void Assembler::vrsqrts( in vrsqrts() function in vixl::aarch32::Assembler
25102 Delegate(kVrsqrts, &Assembler::vrsqrts, cond, dt, rd, rn, rm); in vrsqrts()
|
| H A D | disasm-aarch32.cc | 6369 void Disassembler::vrsqrts( in vrsqrts() function in vixl::aarch32::Disassembler
6380 void Disassembler::vrsqrts( in vrsqrts() function in vixl::aarch32::Disassembler
[all...] |
| H A D | macro-assembler-aarch32.h | 11619 vrsqrts(cond, dt, rd, rn, rm); in MacroAssembler()
11638 vrsqrts(cond, dt, rd, rn, rm); in MacroAssembler()
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| H A D | assembler-arm.h | 954 void vrsqrts(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2);
|
| H A D | assembler-arm.cc | 4758 void Assembler::vrsqrts(QwNeonRegister dst, QwNeonRegister src1, in vrsqrts() function in v8::internal::Assembler
4761 // Qd = vrsqrts(Qn, Qm) SIMD reciprocal square root refinement step. in vrsqrts()
|