| /third_party/ffmpeg/libavcodec/arm/ |
| H A D | hevcdsp_idct_neon.S | 73 vmvn.s16 q13, #0xFC00 @ vmov.s16 #0x3FF
107 vmvn.s16 q13, #0xFC00 @ vmov.s16 #0x3FF
151 vmvn.s16 q13, #0xFC00 @ vmov.s16 #0x3FF
215 vmvn.s16 q13, #0xFC00 @ vmov.s16 #0x3FF
|
| H A D | h264dsp_neon.S | 419 vmvn q9, q9
|
| /third_party/node/deps/openssl/config/archs/linux-armv4/asm_avx2/crypto/aes/ |
| H A D | bsaes-armv7.S | 1058 vmvn q0, q0 @ "pnot"
1059 vmvn q1, q1
1060 vmvn q5, q5
1061 vmvn q6, q6
|
| /third_party/node/deps/openssl/config/archs/linux-armv4/asm/crypto/aes/ |
| H A D | bsaes-armv7.S | 1058 vmvn q0, q0 @ "pnot"
1059 vmvn q1, q1
1060 vmvn q5, q5
1061 vmvn q6, q6
|
| /third_party/node/deps/openssl/openssl/crypto/aes/asm/ |
| H A D | bsaes-armv7.pl | 994 vmvn @XMM[0], @XMM[0] @ "pnot"
995 vmvn @XMM[1], @XMM[1]
996 vmvn @XMM[5], @XMM[5]
997 vmvn @XMM[6], @XMM[6]
|
| /third_party/openssl/crypto/aes/asm/ |
| H A D | bsaes-armv7.pl | 994 vmvn @XMM[0], @XMM[0] @ "pnot"
995 vmvn @XMM[1], @XMM[1]
996 vmvn @XMM[5], @XMM[5]
997 vmvn @XMM[6], @XMM[6]
|
| /third_party/vixl/src/aarch32/ |
| H A D | macro-assembler-aarch32.cc | 1394 // vmvn.i32 d0, 0x0054ffff in Delegate()
1397 vmvn(I32, rd, ~imm); in Delegate()
1540 // vmvn.i32 d0, 0x0054ffff in Delegate()
1543 vmvn(cond, I32, rd, ~imm); in Delegate()
|
| H A D | disasm-aarch32.cc | 5446 void Disassembler::vmvn(Condition cond, in vmvn() function in vixl::aarch32::Disassembler
5455 void Disassembler::vmvn(Condition cond, in vmvn() function in vixl::aarch32::Disassembler
[all...] |
| H A D | assembler-aarch32.h | 5053 void vmvn(Condition cond, DataType dt, DRegister rd, const DOperand& operand);
5054 void vmvn(DataType dt, DRegister rd, const DOperand& operand) { in vmvn() function in vixl::aarch32::Assembler
5055 vmvn(al, dt, rd, operand); in vmvn()
5058 void vmvn(Condition cond, DataType dt, QRegister rd, const QOperand& operand);
5059 void vmvn(DataType dt, QRegister rd, const QOperand& operand) { in vmvn() function in vixl::aarch32::Assembler
5060 vmvn(al, dt, rd, operand); in vmvn()
|
| H A D | disasm-aarch32.h | 2086 void vmvn(Condition cond, DataType dt, DRegister rd, const DOperand& operand);
2088 void vmvn(Condition cond, DataType dt, QRegister rd, const QOperand& operand);
|
| H A D | assembler-aarch32.cc | 21609 void Assembler::vmvn(Condition cond, in vmvn() function in vixl::aarch32::Assembler
21661 Delegate(kVmvn, &Assembler::vmvn, cond, dt, rd, operand); in vmvn()
21664 void Assembler::vmvn(Condition cond, in vmvn() function in vixl::aarch32::Assembler
21716 Delegate(kVmvn, &Assembler::vmvn, cond, dt, rd, operand); in vmvn()
|
| H A D | macro-assembler-aarch32.h | 9821 vmvn(cond, dt, rd, operand); in MacroAssembler()
9841 vmvn(cond, dt, rd, operand); in MacroAssembler()
|
| /third_party/node/deps/v8/src/compiler/backend/arm/ |
| H A D | code-generator-arm.cc | 2265 __ vmvn(dst, dst); in AssembleArchInstruction()
2407 __ vmvn(dst, dst); in AssembleArchInstruction()
2597 __ vmvn(dst, dst); in AssembleArchInstruction()
2762 __ vmvn(dst, dst); in AssembleArchInstruction()
2887 __ vmvn(i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/diagnostics/arm/ |
| H A D | disasm-arm.cc | 2280 Format(instr, "vmvn 'Qd, 'Qm"); in DecodeAdvancedSIMDTwoOrThreeRegisters()
|
| /third_party/node/deps/v8/src/wasm/baseline/arm/ |
| H A D | liftoff-assembler-arm.h | 3693 vmvn(liftoff::GetSimd128Register(dst), liftoff::GetSimd128Register(dst));
3730 vmvn(liftoff::GetSimd128Register(dst), liftoff::GetSimd128Register(dst));
3767 vmvn(liftoff::GetSimd128Register(dst), liftoff::GetSimd128Register(dst));
3828 vmvn(liftoff::GetSimd128Register(dst), liftoff::GetSimd128Register(dst));
3872 vmvn(liftoff::GetSimd128Register(dst), liftoff::GetSimd128Register(src));
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| H A D | macro-assembler-arm.cc | 2687 vmvn(dst, dst); in CallRecordWriteStub()
2703 vmvn(dst, dst); in CallRecordWriteStub()
|
| H A D | assembler-arm.h | 880 void vmvn(QwNeonRegister dst, QwNeonRegister src);
|
| H A D | assembler-arm.cc | 4076 DCHECK_EQ(Neon8, size); // size == 0 for vmvn in EncodeNeonUnaryOp()
4168 void Assembler::vmvn(QwNeonRegister dst, QwNeonRegister src) { in vmvn() function in v8::internal::Assembler
4169 // Qd = vmvn(Qn, Qm) SIMD bitwise negate. in vmvn()
|