/third_party/ffmpeg/libavcodec/arm/ |
H A D | mpegvideo_neon.S | 44 vclt.s16 q3, q0, #0 48 vclt.s16 q11, q8, #0 66 vclt.s16 d3, d0, #0
|
H A D | h264dsp_neon.S | 50 vclt.u8 q6, q6, q11 @ < alpha 52 vclt.s8 q7, q12, #0 53 vclt.u8 q14, q14, q11 @ < beta 54 vclt.u8 q15, q15, q11 @ < beta 59 vclt.u8 q4, q4, q11 @ < beta 61 vclt.u8 q5, q5, q11 @ < beta 198 vclt.u8 d26, d26, d22 @ < alpha 202 vclt.u8 d28, d28, d22 @ < beta 203 vclt.u8 d30, d30, d22 @ < beta
|
H A D | hevcdsp_sao_neon.S | 120 vclt.u8 d8, d16, d17 124 vclt.u8 d10, d16, d18 153 vclt.u8 d8, d16, d17 157 vclt.u8 d10, d16, d18
|
H A D | rv40dsp_neon.S | 749 vclt.u16 d16, d16, d30 791 vclt.u16 q0, q0, q15
|
/third_party/vixl/test/aarch32/ |
H A D | test-assembler-cond-dt-drt-drd-drn-drm-float-f32-only-a32.cc | 58 M(vclt) \ 214 #include "aarch32/traces/assembler-cond-dt-drt-drd-drn-drm-float-f32-only-vclt-a32.h"
|
H A D | test-assembler-cond-dt-drt-drd-drn-drm-float-f32-only-t32.cc | 58 M(vclt) \ 214 #include "aarch32/traces/assembler-cond-dt-drt-drd-drn-drm-float-f32-only-vclt-t32.h"
|
/third_party/vixl/src/aarch32/ |
H A D | assembler-aarch32.h | 4160 void vclt(Condition cond, 4165 void vclt(DataType dt, DRegister rd, DRegister rm, const DOperand& operand) { in vclt() function in vixl::aarch32::Assembler 4166 vclt(al, dt, rd, rm, operand); in vclt() 4169 void vclt(Condition cond, 4174 void vclt(DataType dt, QRegister rd, QRegister rm, const QOperand& operand) { in vclt() function in vixl::aarch32::Assembler 4175 vclt(al, dt, rd, rm, operand); in vclt() 4178 void vclt( 4180 void vclt(DataType dt, DRegister rd, DRegister rn, DRegister rm) { in vclt() function in vixl::aarch32::Assembler 4181 vclt(al, dt, rd, rn, rm); in vclt() 4184 void vclt( 4186 void vclt(DataType dt, QRegister rd, QRegister rn, QRegister rm) { vclt() function in vixl::aarch32::Assembler [all...] |
H A D | disasm-aarch32.h | 1648 void vclt(Condition cond, 1654 void vclt(Condition cond, 1660 void vclt( 1663 void vclt(
|
H A D | assembler-aarch32.cc | 15779 void Assembler::vclt(Condition cond, in vclt() function in vixl::aarch32::Assembler 15816 Delegate(kVclt, &Assembler::vclt, cond, dt, rd, rm, operand); in vclt() 15819 void Assembler::vclt(Condition cond, in vclt() function in vixl::aarch32::Assembler 15856 Delegate(kVclt, &Assembler::vclt, cond, dt, rd, rm, operand); in vclt() 15859 void Assembler::vclt( in vclt() function in vixl::aarch32::Assembler 15903 Delegate(kVclt, &Assembler::vclt, cond, dt, rd, rn, rm); in vclt() 15906 void Assembler::vclt( in vclt() function in vixl::aarch32::Assembler 15950 Delegate(kVclt, &Assembler::vclt, cond, dt, rd, rn, rm); in vclt()
|
H A D | macro-assembler-aarch32.h | 7444 vclt(cond, dt, rd, rm, operand); in MacroAssembler() 7466 vclt(cond, dt, rd, rm, operand); in MacroAssembler() 7485 vclt(cond, dt, rd, rn, rm); in MacroAssembler() 7504 vclt(cond, dt, rd, rn, rm); in MacroAssembler()
|
H A D | disasm-aarch32.cc | 4287 void Disassembler::vclt(Condition cond, in vclt() function in vixl::aarch32::Disassembler 4301 void Disassembler::vclt(Condition cond, in vclt() function in vixl::aarch32::Disassembler 4315 void Disassembler::vclt( in vclt() function in vixl::aarch32::Disassembler 4326 void Disassembler::vclt( in vclt() function in vixl::aarch32::Disassembler [all...] |
/third_party/node/deps/v8/src/diagnostics/arm/ |
H A D | disasm-arm.cc | 2288 q ? "vclt.s'size2 'Qd, 'Qm, #0" : "vclt.s.'size2 'Dd, 'Dm, #0"); in DecodeAdvancedSIMDTwoOrThreeRegisters()
|
/third_party/node/deps/v8/src/codegen/arm/ |
H A D | assembler-arm.h | 967 void vclt(NeonSize size, QwNeonRegister dst, QwNeonRegister src, int value);
|
H A D | assembler-arm.cc | 4934 void Assembler::vclt(NeonSize size, QwNeonRegister dst, QwNeonRegister src, in vclt() function in v8::internal::Assembler 4938 // vclt.<size>(Qn, Qm, #0) SIMD Vector Compare Less Than Zero. in vclt()
|