Home
last modified time | relevance | path

Searched refs:v2i32 (Results 1 - 25 of 27) sorted by relevance

12

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
H A DARMTargetTransformInfo.cpp221 { ISD::SIGN_EXTEND, MVT::v2i64, MVT::v2i32, 1 }, in getCastInstrCost()
222 { ISD::ZERO_EXTEND, MVT::v2i64, MVT::v2i32, 1 }, in getCastInstrCost()
250 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, in getCastInstrCost()
251 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, in getCastInstrCost()
275 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i32, 2 }, in getCastInstrCost()
276 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i32, 2 }, in getCastInstrCost()
282 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i32, 2 }, in getCastInstrCost()
283 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i32, 2 }, in getCastInstrCost()
285 { ISD::FP_TO_SINT, MVT::v2i32, MVT::v2f64, 2 }, in getCastInstrCost()
286 { ISD::FP_TO_UINT, MVT::v2i32, MV in getCastInstrCost()
[all...]
H A DARMISelDAGToDAG.cpp2035 case MVT::v2i32: OpcodeIndex = 2; break; in SelectVLD()
2177 case MVT::v2i32: OpcodeIndex = 2; break; in SelectVST()
2344 case MVT::v2i32: OpcodeIndex = 2; break; in SelectVLDSTLane()
2730 case MVT::v2i32: in SelectVLDDup()
3669 case MVT::v2i32: Opc = ARM::VTRNd32; break; in Select()
3692 case MVT::v2i32: Opc = ARM::VTRNd32; break; in Select()
3714 case MVT::v2i32: Opc = ARM::VTRNd32; break; in Select()
H A DARMISelLowering.cpp225 addTypeForNEON(VT, MVT::f64, MVT::v2i32); in addDRTypeForNEON()
760 addDRTypeForNEON(MVT::v2i32); in ARMTargetLowering()
878 setOperationAction(ISD::CTPOP, MVT::v2i32, Custom); in ARMTargetLowering()
891 setOperationAction(ISD::CTTZ, MVT::v2i32, Custom); in ARMTargetLowering()
901 setOperationAction(ISD::CTTZ_ZERO_UNDEF, MVT::v2i32, Custom); in ARMTargetLowering()
928 MVT::v2i32}) { in ARMTargetLowering()
1517 case MVT::v2i32: case MVT::v1i64: case MVT::v2f32: in findRepresentativeClass()
5514 SDValue Mask = DAG.getNode(ARMISD::VMOVIMM, dl, MVT::v2i32, in LowerFCOPYSIGN()
5516 EVT OpVT = (VT == MVT::f32) ? MVT::v2i32 : MVT::v1i64; in LowerFCOPYSIGN()
5838 EVT VmovVT = VT.is128BitVector() ? MVT::v4i32 : MVT::v2i32; in getZeroVector()
[all...]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp610 case MVT::v2i32: in tryMLAV64LaneV128()
3194 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3221 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3248 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3275 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3302 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3329 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3356 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3383 } else if (VT == MVT::v2i32 || VT == MVT::v2f32) { in Select()
3410 } else if (VT == MVT::v2i32 || V in Select()
[all...]
H A DAArch64TargetTransformInfo.cpp326 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, in getCastInstrCost()
329 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, in getCastInstrCost()
360 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i32, 2 }, in getCastInstrCost()
363 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i32, 2 }, in getCastInstrCost()
367 { ISD::FP_TO_SINT, MVT::v2i32, MVT::v2f32, 1 }, in getCastInstrCost()
370 { ISD::FP_TO_UINT, MVT::v2i32, MVT::v2f32, 1 }, in getCastInstrCost()
374 // Complex, from v2f32: legal type is v2i32 (no cost) or v2i64 (1 ext). in getCastInstrCost()
388 // Complex, from v2f64: legal type is v2i32, 1 narrowing => ~2. in getCastInstrCost()
389 { ISD::FP_TO_SINT, MVT::v2i32, MVT::v2f64, 2 }, in getCastInstrCost()
392 { ISD::FP_TO_UINT, MVT::v2i32, MV in getCastInstrCost()
[all...]
H A DAArch64ISelLowering.cpp152 addDRTypeForNEON(MVT::v2i32); in AArch64TargetLowering()
579 // load, floating-point truncating stores, or v2i32->v2i16 truncating store. in AArch64TargetLowering()
747 setOperationAction(ISD::SINT_TO_FP, MVT::v2i32, Custom); in AArch64TargetLowering()
748 setOperationAction(ISD::UINT_TO_FP, MVT::v2i32, Custom); in AArch64TargetLowering()
780 for (MVT VT : { MVT::v8i8, MVT::v4i16, MVT::v2i32, in AArch64TargetLowering()
802 setTruncStoreAction(MVT::v2i32, MVT::v2i16, Expand); in AArch64TargetLowering()
949 addTypeForNEON(VT, MVT::v2i32); in addDRTypeForNEON()
2748 return MVT::v2i32; in getExtensionTo64Bits()
3092 Trunc = DAG.getNode(ISD::BITCAST, DL, MVT::v2i32, Trunc); in LowerTruncateVectorStore()
5112 VecVT = (VT == MVT::v2f32 ? MVT::v2i32 in LowerFCOPYSIGN()
[all...]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
H A DSparcISelDAGToDAG.cpp235 PairedReg = CurDAG->getRegister(GPVR, MVT::v2i32); in tryInlineAsm()
239 SDValue RegCopy = CurDAG->getCopyFromReg(Chain, dl, GPVR, MVT::v2i32, in tryInlineAsm()
268 TargetOpcode::REG_SEQUENCE, dl, MVT::v2i32, in tryInlineAsm()
282 PairedReg = CurDAG->getRegister(GPVR, MVT::v2i32); in tryInlineAsm()
H A DSparcISelLowering.cpp240 assert(VA.getLocVT() == MVT::v2i32); in LowerReturn_32()
241 // Legalize ret v2i32 -> ret 2 x i32 (Basically: do what would in LowerReturn_32()
418 assert(VA.getLocVT() == MVT::f64 || VA.getLocVT() == MVT::v2i32); in LowerFormalArguments_32()
468 assert(VA.getValVT() == MVT::f64 || VA.getValVT() == MVT::v2i32); in LowerFormalArguments_32()
837 assert(VA.getLocVT() == MVT::f64 || VA.getLocVT() == MVT::v2i32); in LowerCall_32()
858 Arg = DAG.getNode(ISD::BITCAST, dl, MVT::v2i32, Arg); in LowerCall_32()
989 if (RVLocs[i].getLocVT() == MVT::v2i32) { in LowerCall_32()
990 SDValue Vec = DAG.getNode(ISD::UNDEF, dl, MVT::v2i32); in LowerCall_32()
995 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2i32, Vec, Lo, in LowerCall_32()
1001 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2i32, Ve in LowerCall_32()
[all...]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/
H A DMachineValueType.h93 v2i32 = 44, // 2 x i32
343 SimpleTy == MVT::v4i16 || SimpleTy == MVT::v2i32 || in is64BitVector()
476 case v2i32: in getVectorElementType()
639 case v2i32: in getVectorNumElements()
740 case v2i32: in getSizeInBits()
959 if (NumElements == 2) return MVT::v2i32; in getVectorVT()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp74 AddPromotedToType(ISD::LOAD, MVT::v2f32, MVT::v2i32); in AMDGPUTargetLowering()
95 AddPromotedToType(ISD::LOAD, MVT::i64, MVT::v2i32); in AMDGPUTargetLowering()
101 AddPromotedToType(ISD::LOAD, MVT::f64, MVT::v2i32); in AMDGPUTargetLowering()
174 AddPromotedToType(ISD::STORE, MVT::v2f32, MVT::v2i32); in AMDGPUTargetLowering()
195 AddPromotedToType(ISD::STORE, MVT::i64, MVT::v2i32); in AMDGPUTargetLowering()
201 AddPromotedToType(ISD::STORE, MVT::f64, MVT::v2i32); in AMDGPUTargetLowering()
214 setTruncStoreAction(MVT::v2i64, MVT::v2i32, Expand); in AMDGPUTargetLowering()
287 setOperationAction(ISD::EXTRACT_SUBVECTOR, MVT::v2i32, Custom); in AMDGPUTargetLowering()
357 MVT::v2i32, MVT::v3i32, MVT::v4i32, MVT::v5i32 in AMDGPUTargetLowering()
439 AddPromotedToType(ISD::SELECT, MVT::v2f32, MVT::v2i32); in AMDGPUTargetLowering()
[all...]
H A DR600ISelLowering.cpp62 addRegisterClass(MVT::v2i32, &R600::R600_Reg64RegClass); in R600TargetLowering()
73 setOperationAction(ISD::LOAD, MVT::v2i32, Custom); in R600TargetLowering()
93 setLoadExtAction(ISD::EXTLOAD, MVT::v2i32, MVT::v2i1, Expand); in R600TargetLowering()
94 setLoadExtAction(ISD::SEXTLOAD, MVT::v2i32, MVT::v2i1, Expand); in R600TargetLowering()
95 setLoadExtAction(ISD::ZEXTLOAD, MVT::v2i32, MVT::v2i1, Expand); in R600TargetLowering()
103 setOperationAction(ISD::STORE, MVT::v2i32, Custom); in R600TargetLowering()
110 setTruncStoreAction(MVT::v2i32, MVT::v2i16, Custom); in R600TargetLowering()
115 setTruncStoreAction(MVT::v2i32, MVT::v2i8, Custom); in R600TargetLowering()
122 setTruncStoreAction(MVT::v2i32, MVT::v2i1, Expand); in R600TargetLowering()
148 setOperationAction(ISD::SETCC, MVT::v2i32, Expan in R600TargetLowering()
[all...]
H A DSIISelLowering.cpp129 addRegisterClass(MVT::v2i32, &AMDGPU::SReg_64RegClass); in SITargetLowering()
176 setOperationAction(ISD::LOAD, MVT::v2i32, Custom); in SITargetLowering()
185 setOperationAction(ISD::STORE, MVT::v2i32, Custom); in SITargetLowering()
194 setTruncStoreAction(MVT::v2i32, MVT::v2i16, Expand); in SITargetLowering()
200 setTruncStoreAction(MVT::v2i32, MVT::v2i8, Expand); in SITargetLowering()
225 setOperationAction(ISD::TRUNCATE, MVT::v2i32, Expand); in SITargetLowering()
573 AddPromotedToType(ISD::LOAD, MVT::v4i16, MVT::v2i32); in SITargetLowering()
575 AddPromotedToType(ISD::LOAD, MVT::v4f16, MVT::v2i32); in SITargetLowering()
578 AddPromotedToType(ISD::STORE, MVT::v4i16, MVT::v2i32); in SITargetLowering()
580 AddPromotedToType(ISD::STORE, MVT::v4f16, MVT::v2i32); in SITargetLowering()
[all...]
H A DAMDGPUISelDAGToDAG.cpp1385 Ptr = SDValue(buildSMovImm64(DL, 0, MVT::v2i32), 0); in SelectMUBUF()
1401 Ptr = SDValue(buildSMovImm64(DL, 0, MVT::v2i32), 0); in SelectMUBUF()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
H A DX86TargetTransformInfo.cpp892 // 64-bit packed integer vectors (v2i32) are widened to type v4i32. in getShuffleCost()
1380 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i32, 2 }, in getCastInstrCost()
1381 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i32, 1 }, in getCastInstrCost()
1398 { ISD::FP_TO_UINT, MVT::v2i32, MVT::v2f32, 1 }, in getCastInstrCost()
1492 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i32, 6 }, in getCastInstrCost()
1570 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i32, 2*10 }, in getCastInstrCost()
1586 { ISD::FP_TO_SINT, MVT::v2i32, MVT::v2f64, 3 }, in getCastInstrCost()
1623 { ISD::TRUNCATE, MVT::v2i8, MVT::v2i32, 3 }, // PAND+3*PACKUSWB in getCastInstrCost()
1624 { ISD::TRUNCATE, MVT::v2i16, MVT::v2i32, 1 }, in getCastInstrCost()
1633 { ISD::TRUNCATE, MVT::v2i32, MV in getCastInstrCost()
[all...]
H A DX86ISelLowering.cpp877 MVT::v2i16, MVT::v4i16, MVT::v2i32 }) { in X86TargetLowering()
967 setOperationAction(ISD::FP_TO_SINT, MVT::v2i32, Custom); in X86TargetLowering()
969 setOperationAction(ISD::STRICT_FP_TO_SINT, MVT::v2i32, Custom); in X86TargetLowering()
981 setOperationAction(ISD::SINT_TO_FP, MVT::v2i32, Custom); in X86TargetLowering()
982 setOperationAction(ISD::STRICT_SINT_TO_FP, MVT::v2i32, Custom); in X86TargetLowering()
984 setOperationAction(ISD::UINT_TO_FP, MVT::v2i32, Custom); in X86TargetLowering()
985 setOperationAction(ISD::STRICT_UINT_TO_FP, MVT::v2i32, Custom); in X86TargetLowering()
990 // Fast v2f32 UINT_TO_FP( v2i32 ) custom conversion. in X86TargetLowering()
1004 setOperationAction(ISD::LOAD, MVT::v2i32, Custom); in X86TargetLowering()
1007 setOperationAction(ISD::STORE, MVT::v2i32, Custo in X86TargetLowering()
[all...]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp610 VT == MVT::v2i16 || VT == MVT::v2i32 || VT == MVT::v4i8 || in getPostIndexedAddressParts()
1329 addRegisterClass(MVT::v2i32, &Hexagon::DoubleRegsRegClass); in HexagonTargetLowering()
1532 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i32, Legal); in HexagonTargetLowering()
1536 MVT::v8i8, MVT::v2i16, MVT::v4i16, MVT::v2i32}) { in HexagonTargetLowering()
1557 MVT::v2i16, MVT::v4i16, MVT::v2i32}) { in HexagonTargetLowering()
1562 for (MVT VT : {MVT::v2i16, MVT::v4i8, MVT::v8i8, MVT::v2i32, MVT::v4i16, in HexagonTargetLowering()
1563 MVT::v2i32}) { in HexagonTargetLowering()
1607 MVT::v2i16, MVT::v2i32, MVT::v4i8, MVT::v4i16, MVT::v8i8}) { in HexagonTargetLowering()
H A DHexagonISelDAGToDAG.cpp103 case MVT::v2i32: in SelectIndexedLoad()
493 case MVT::v2i32: in SelectIndexedStore()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
H A DValueTypes.cpp189 case MVT::v2i32: return VectorType::get(Type::getInt32Ty(Context), 2); in getTypeForEVT()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp144 case MVT::v2i32: in IsPTXVectorType()
2305 case MVT::v2i32: in LowerSTOREVector()
3521 Info.memVT = MVT::v2i32;
3665 Info.memVT = MVT::v2i32;
3745 Info.memVT = MVT::v2i32;
4796 case MVT::v2i32: in ReplaceLoadVector()
/third_party/mesa3d/src/amd/llvm/
H A Dac_nir_to_llvm.c1215 ctx->ac.v2i32, ""); in visit_alu()
1220 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0], ctx->ac.v2i32, ""); in visit_alu()
1226 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0], ctx->ac.v2i32, ""); in visit_alu()
1720 LLVMValueRef res_vec = LLVMBuildBitCast(ctx->ac.builder, res, ctx->ac.v2i32, ""); in visit_load_push_constant()
3320 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, ""); in barycentric_center()
3359 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, ""); in barycentric_offset()
3365 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, ""); in barycentric_centroid()
3392 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, ""); in barycentric_sample()
H A Dac_llvm_build.h88 LLVMTypeRef v2i32; member
H A Dac_llvm_build.c93 ctx->v2i32 = LLVMVectorType(ctx->i32, 2); in ac_llvm_context_init()
483 return LLVMBuildBitCast(ctx->builder, tmp, ctx->v2i32, ""); in ac_build_shader_clock()
1367 LLVMTypeRef param_types[] = {ctx->v2i32, ctx->v4i32}; in ac_build_buffer_load_format()
3229 LLVMValueRef mask_vec = LLVMBuildBitCast(ctx->builder, mask, ctx->v2i32, ""); in ac_build_mbcnt_add()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp266 setLoadExtAction(Ext, MVT::v2i64, MVT::v2i32, Legal); in WebAssemblyTargetLowering()
574 (ExtT == MVT::v2i64 && MemT == MVT::v2i32); in isVectorLoadExtDesirable()
/third_party/vk-gl-cts/external/vulkancts/modules/vulkan/ray_tracing/
H A DvktRayTracingDataSpillTests.cpp1375 using v2i32 = tcu::Vector<deInt32, 2>;
1505 if (dataType == DataType::INT32) GEN_V2_FILL(v2i32); in fillInputBuffer()
/third_party/vk-gl-cts/external/vulkancts/modules_no_buildgn/vulkan/ray_tracing/
H A DvktRayTracingDataSpillTests.cpp1375 using v2i32 = tcu::Vector<deInt32, 2>;
1505 if (dataType == DataType::INT32) GEN_V2_FILL(v2i32); in fillInputBuffer()

Completed in 110 milliseconds

12