Home
last modified time | relevance | path

Searched refs:usubw (Results 1 - 17 of 17) sorted by relevance

/third_party/ffmpeg/libavcodec/aarch64/
H A Dh264dsp_neon.S82 usubw v4.8H, v4.8H, v16.8B
88 usubw v4.8H, v4.8H, v2.8B
391 usubw v4.8H, v4.8H, v16.8B
398 usubw v4.8H, v4.8H, v2.8B
H A Dvp9lpf_neon.S76 usubw \dst1, \in1, \in3\().8b
/third_party/node/deps/v8/src/codegen/arm64/
H A Dassembler-arm64.h1294 void usubw(const VRegister& vd, const VRegister& vn, const VRegister& vm);
H A Dmacro-assembler-arm64.h478 V(usubw, Usubw) \
H A Dassembler-arm64.cc1843 void Assembler::usubw(const VRegister& vd, const VRegister& vn, in usubw() function in v8::internal::Assembler
/third_party/vixl/test/aarch64/
H A Dtest-trace-aarch64.cc2475 __ usubw(v9.V2D(), v20.V2D(), v30.V2S()); in GenerateTestSequenceNEON()
2476 __ usubw(v20.V4S(), v16.V4S(), v23.V4H()); in GenerateTestSequenceNEON()
2477 __ usubw(v25.V8H(), v8.V8H(), v29.V8B()); in GenerateTestSequenceNEON()
H A Dtest-cpu-features-aarch64.cc2738 TEST_NEON(usubw_0, usubw(v0.V8H(), v1.V8H(), v2.V8B()))
2739 TEST_NEON(usubw_1, usubw(v0.V4S(), v1.V4S(), v2.V4H()))
2740 TEST_NEON(usubw_2, usubw(v0.V2D(), v1.V2D(), v2.V2S()))
H A Dtest-simulator-aarch64.cc4745 DEFINE_TEST_NEON_3DIFF_WIDE(usubw, Basic)
/third_party/node/deps/v8/src/execution/arm64/
H A Dsimulator-arm64.h1845 LogicVRegister usubw(VectorFormat vform, LogicVRegister dst,
H A Dsimulator-arm64.cc4564 usubw(vf_l, rd, rn, rm);
H A Dsimulator-logic-arm64.cc2417 LogicVRegister Simulator::usubw(VectorFormat vform, LogicVRegister dst, in usubw() function in v8::internal::Simulator
/third_party/vixl/src/aarch64/
H A Dsimulator-aarch64.cc2601 usubw(vform, zd, zn, zm_b); in Simulator()
2604 usubw(vform, zd, zn, zm_t); in Simulator()
7828 usubw(vf_l, rd, rn, rm); in Simulator()
H A Dsimulator-aarch64.h4043 LogicVRegister usubw(VectorFormat vform,
H A Dassembler-aarch64.h3165 void usubw(const VRegister& vd, const VRegister& vn, const VRegister& vm);
H A Dassembler-aarch64.cc3072 void Assembler::usubw(const VRegister& vd,
H A Dlogic-aarch64.cc3596 LogicVRegister Simulator::usubw(VectorFormat vform,
H A Dmacro-assembler-aarch64.h2979 V(usubw, Usubw) \

Completed in 114 milliseconds