/third_party/vixl/test/aarch64/ |
H A D | test-trace-aarch64.cc | 2450 __ usqadd(b19, b5); in GenerateTestSequenceNEON() 2451 __ usqadd(d9, d2); in GenerateTestSequenceNEON() 2452 __ usqadd(h2, h16); in GenerateTestSequenceNEON() 2453 __ usqadd(s16, s3); in GenerateTestSequenceNEON() 2454 __ usqadd(v31.V16B(), v29.V16B()); in GenerateTestSequenceNEON() 2455 __ usqadd(v8.V2D(), v10.V2D()); in GenerateTestSequenceNEON() 2456 __ usqadd(v18.V2S(), v9.V2S()); in GenerateTestSequenceNEON() 2457 __ usqadd(v24.V4H(), v14.V4H()); in GenerateTestSequenceNEON() 2458 __ usqadd(v10.V4S(), v30.V4S()); in GenerateTestSequenceNEON() 2459 __ usqadd(v1 in GenerateTestSequenceNEON() [all...] |
H A D | test-cpu-features-aarch64.cc | 2713 TEST_NEON(usqadd_0, usqadd(v0.V8B(), v1.V8B())) 2714 TEST_NEON(usqadd_1, usqadd(v0.V16B(), v1.V16B())) 2715 TEST_NEON(usqadd_2, usqadd(v0.V4H(), v1.V4H())) 2716 TEST_NEON(usqadd_3, usqadd(v0.V8H(), v1.V8H())) 2717 TEST_NEON(usqadd_4, usqadd(v0.V2S(), v1.V2S())) 2718 TEST_NEON(usqadd_5, usqadd(v0.V4S(), v1.V4S())) 2719 TEST_NEON(usqadd_6, usqadd(v0.V2D(), v1.V2D())) 2720 TEST_NEON(usqadd_7, usqadd(b0, b1)) 2721 TEST_NEON(usqadd_8, usqadd(h0, h1)) 2722 TEST_NEON(usqadd_9, usqadd(s [all...] |
H A D | test-simulator-aarch64.cc | 4873 DEFINE_TEST_NEON_2SAME(usqadd, Basic) 4926 DEFINE_TEST_NEON_2SAME_SCALAR(usqadd, Basic)
|
H A D | test-api-movprfx-aarch64.cc | 2394 __ usqadd(z25.VnB(), p4.Merging(), z25.VnB(), z6.VnB()); in TEST() 3569 __ usqadd(z25.VnB(), p4.Merging(), z25.VnB(), z25.VnB()); in TEST() 3712 __ usqadd(z25.VnB(), p4.Merging(), z25.VnB(), z6.VnB()); in TEST()
|
H A D | test-disasm-sve-aarch64.cc | 6758 COMPARE(usqadd(z25.VnB(), p4.Merging(), z25.VnB(), z6.VnB()), in TEST() 6759 "usqadd z25.b, p4/m, z25.b, z6.b"); in TEST() 6760 COMPARE(usqadd(z25.VnD(), p4.Merging(), z25.VnD(), z6.VnD()), in TEST() 6761 "usqadd z25.d, p4/m, z25.d, z6.d"); in TEST() 6762 COMPARE(usqadd(z25.VnH(), p4.Merging(), z25.VnH(), z6.VnH()), in TEST() 6763 "usqadd z25.h, p4/m, z25.h, z6.h"); in TEST() 6764 COMPARE(usqadd(z25.VnS(), p4.Merging(), z25.VnS(), z6.VnS()), in TEST() 6765 "usqadd z25.s, p4/m, z25.s, z6.s"); in TEST() 6831 "usqadd z28.b, p0/m, z28.b, z28.b"); in TEST() 6834 "usqadd z2 in TEST() [all...] |
/third_party/node/deps/v8/src/codegen/arm64/ |
H A D | assembler-arm64.h | 511 void usqadd(const VRegister& vd, const VRegister& vn);
|
H A D | macro-assembler-arm64.h | 322 V(usqadd, Usqadd) \
|
H A D | assembler-arm64.cc | 3388 void Assembler::usqadd(const VRegister& vd, const VRegister& vn) { in usqadd() function in v8::internal::Assembler
|
/third_party/vixl/src/aarch64/ |
H A D | macro-assembler-sve-aarch64.cc | 642 V(Usqadd, usqadd)
|
H A D | assembler-aarch64.h | 2788 void usqadd(const VRegister& vd, const VRegister& vn); 6847 void usqadd(const ZRegister& zd,
|
H A D | simulator-aarch64.cc | 3443 usqadd(vform, result, zdn, zm); in Simulator() 6978 usqadd(vf, rd, rd, rn); in Simulator() 8787 usqadd(vf, rd, rd, rn); in Simulator()
|
H A D | simulator-aarch64.h | 4216 LogicVRegister usqadd(VectorFormat vform,
|
H A D | assembler-aarch64.cc | 4875 void Assembler::usqadd(const VRegister& vd, const VRegister& vn) {
|
H A D | assembler-sve-aarch64.cc | 9619 void Assembler::usqadd(const ZRegister& zd, in usqadd() function in vixl::aarch64::Assembler
|
H A D | logic-aarch64.cc | 2060 LogicVRegister Simulator::usqadd(VectorFormat vform,
|
H A D | macro-assembler-aarch64.h | 3072 V(usqadd, Usqadd) \
|
/third_party/node/deps/v8/src/execution/arm64/ |
H A D | simulator-arm64.h | 1927 LogicVRegister usqadd(VectorFormat vform, LogicVRegister dst,
|
H A D | simulator-arm64.cc | 3948 usqadd(vf, rd, rn); 5379 usqadd(vf, rd, rn);
|
H A D | simulator-logic-arm64.cc | 1672 LogicVRegister Simulator::usqadd(VectorFormat vform, LogicVRegister dst, in usqadd() function in v8::internal::Simulator
|