Home
last modified time | relevance | path

Searched refs:uminv (Results 1 - 17 of 17) sorted by relevance

/third_party/vixl/test/aarch64/
H A Dtest-trace-aarch64.cc2276 __ uminv(b0, v17.V16B()); in GenerateTestSequenceNEON()
2277 __ uminv(b0, v31.V8B()); in GenerateTestSequenceNEON()
2278 __ uminv(h24, v0.V4H()); in GenerateTestSequenceNEON()
2279 __ uminv(h29, v14.V8H()); in GenerateTestSequenceNEON()
2280 __ uminv(s30, v3.V4S()); in GenerateTestSequenceNEON()
H A Dtest-cpu-features-aarch64.cc2530 TEST_NEON(uminv_0, uminv(b0, v1.V8B()))
2531 TEST_NEON(uminv_1, uminv(b0, v1.V16B()))
2532 TEST_NEON(uminv_2, uminv(h0, v1.V4H()))
2533 TEST_NEON(uminv_3, uminv(h0, v1.V8H()))
2534 TEST_NEON(uminv_4, uminv(s0, v1.V4S()))
H A Dtest-disasm-sve-aarch64.cc2941 COMPARE(uminv(b16, p3, z0.VnB()), "uminv b16, p3, z0.b"); in TEST()
2942 COMPARE(uminv(h16, p2, z3.VnH()), "uminv h16, p2, z3.h"); in TEST()
2943 COMPARE(uminv(s16, p1, z5.VnS()), "uminv s16, p1, z5.s"); in TEST()
2944 COMPARE(uminv(d16, p7, z7.VnD()), "uminv d16, p7, z7.d"); in TEST()
H A Dtest-simulator-aarch64.cc4954 DEFINE_TEST_NEON_ACROSS(uminv, Basic)
/third_party/vixl/src/aarch64/
H A Dsimulator-aarch64.h4101 LogicVRegister uminv(VectorFormat vform,
4771 LogicVRegister uminv(VectorFormat vform,
H A Dassembler-aarch64.h3198 void uminv(const VRegister& vd, const VRegister& vn);
5742 void uminv(const VRegister& vd, const PRegister& pg, const ZRegister& zn);
H A Dlogic-aarch64.cc1473 LogicVRegister Simulator::uminv(VectorFormat vform, in uminv() function in vixl::aarch64::Simulator
1491 LogicVRegister Simulator::uminv(VectorFormat vform, in uminv() function in vixl::aarch64::Simulator
H A Dmacro-assembler-aarch64.h3067 V(uminv, Uminv) \
6294 uminv(vd, pg, zn); in Uminv()
H A Dsimulator-aarch64.cc7932 uminv(vf, rd, rn); in Simulator()
11690 uminv(vform, vd, pg, zn); in Simulator()
H A Dassembler-aarch64.cc5374 V(uminv, NEON_UMINV)
H A Dassembler-sve-aarch64.cc3342 void Assembler::uminv(const VRegister& vd, in uminv() function in vixl::aarch64::Assembler
/third_party/node/deps/v8/src/codegen/arm64/
H A Dassembler-arm64.h1327 void uminv(const VRegister& vd, const VRegister& vn);
H A Dmacro-assembler-arm64.h317 V(uminv, Uminv) \
H A Dassembler-arm64.cc2050 V(uminv, NEON_UMINV, true)
/third_party/node/deps/v8/src/execution/arm64/
H A Dsimulator-arm64.h1875 LogicVRegister uminv(VectorFormat vform, LogicVRegister dst,
H A Dsimulator-arm64.cc4647 uminv(vf, rd, rn);
H A Dsimulator-logic-arm64.cc1333 LogicVRegister Simulator::uminv(VectorFormat vform, LogicVRegister dst, in uminv() function in v8::internal::Simulator

Completed in 167 milliseconds