uimm5 (reference) in projects: third_party - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:uimm5 (Results 1 - 4 of 4) sorted by relevance

/third_party/node/deps/v8/src/codegen/riscv64/
H A D	assembler-riscv64.cc	1079 Register rs1, uint8_t uimm5) { in GenInstrCL() 1081 is_uint5(uimm5)); in GenInstrCL() 1082 ShortInstr instr = opcode \| ((uimm5 & 0x3) << 5) \| in GenInstrCL() 1084 ((uimm5 & 0x1c) << 8) \| (funct3 << kRvcFunct3Shift) \| in GenInstrCL() 1090 Register rs1, uint8_t uimm5) { in GenInstrCL() 1092 is_uint5(uimm5)); in GenInstrCL() 1093 ShortInstr instr = opcode \| ((uimm5 & 0x3) << 5) \| in GenInstrCL() 1095 ((uimm5 & 0x1c) << 8) \| (funct3 << kRvcFunct3Shift) \| in GenInstrCL() 1106 Register rs1, uint8_t uimm5) { in GenInstrCS() 1108 is_uint5(uimm5)); in GenInstrCS() 1078 GenInstrCL(uint8_t funct3, Opcode opcode, Register rd, Register rs1, uint8_t uimm5) GenInstrCL() argument 1089 GenInstrCL(uint8_t funct3, Opcode opcode, FPURegister rd, Register rs1, uint8_t uimm5) GenInstrCL() argument 1105 GenInstrCS(uint8_t funct3, Opcode opcode, Register rs2, Register rs1, uint8_t uimm5) GenInstrCS() argument 1116 GenInstrCS(uint8_t funct3, Opcode opcode, FPURegister rs2, Register rs1, uint8_t uimm5) GenInstrCS() argument 2367 uint8_t uimm5 = c_lw() local 2376 uint8_t uimm5 = ((uimm8 & 0x38) >> 1) \| ((uimm8 & 0xc0) >> 6); c_ld() local 2384 uint8_t uimm5 = ((uimm8 & 0x38) >> 1) \| ((uimm8 & 0xc0) >> 6); c_fld() local 2394 uint8_t uimm5 = c_sw() local 2403 uint8_t uimm5 = ((uimm8 & 0x38) >> 1) \| ((uimm8 & 0xc0) >> 6); c_sd() local 2411 uint8_t uimm5 = ((uimm8 & 0x38) >> 1) \| ((uimm8 & 0xc0) >> 6); c_fsd() local [all...]
H A D	assembler-riscv64.h	`1600 uint8_t uimm5); 1602 uint8_t uimm5); 1604 uint8_t uimm5); 1606 uint8_t uimm5);`
/third_party/node/deps/v8/src/execution/riscv64/
H A D	simulator-riscv64.cc	246 type_usew_t<x>::type uimm5 = (type_usew_t<x>::type)(instr_.RvvUimm5()); \ 253 type_sew_t<x>::type uimm5 = (type_sew_t<x>::type)(instr_.RvvUimm5()); \ 260 type_usew_t<x>::type uimm5 = (type_usew_t<x>::type)(instr_.RvvUimm5()); \ 662 type_usew_t<x>::type uimm5 = (type_usew_t<x>::type)instr_.RvvUimm5(); \ 1293 (static_cast<uint16_t>(vs2) >> uimm5) + \ 1294 get_round(static_cast<int>(rvv_vxrm()), vs2, uimm5), \ 1299 (static_cast<uint32_t>(vs2) >> uimm5) + \ 1300 get_round(static_cast<int>(rvv_vxrm()), vs2, uimm5), \ 1305 (static_cast<uint64_t>(vs2) >> uimm5) + \ 1306 get_round(static_cast<int>(rvv_vxrm()), vs2, uimm5), \ [all...]
/third_party/node/deps/v8/src/diagnostics/riscv64/
H A D	disasm-riscv64.cc	306 const uint32_t uimm5 = instr->RvvUimm5(); in PrintRvvUimm5() local 307 out_buffer_pos_ += SNPrintF(out_buffer_ + out_buffer_pos_, "%u", uimm5); in PrintRvvUimm5() 830 if (STRING_STARTS_WITH(format, "uimm5")) { in FormatOption() 2069 Format(instr, "vslidedown.vi 'vd, 'vs2, 'uimm5'vm"); in DecodeRvvIVI() 2072 Format(instr, "vslideup.vi 'vd, 'vs2, 'uimm5'vm"); in DecodeRvvIVI() 2075 Format(instr, "vsrl.vi 'vd, 'vs2, 'uimm5'vm"); in DecodeRvvIVI() 2078 Format(instr, "vsra.vi 'vd, 'vs2, 'uimm5'vm"); in DecodeRvvIVI() 2081 Format(instr, "vsll.vi 'vd, 'vs2, 'uimm5'vm"); in DecodeRvvIVI() 2085 Format(instr, "vadc.vim 'vd, 'vs2, 'uimm5"); in DecodeRvvIVI() 2092 Format(instr, "vmadc.vim 'vd, 'vs2, 'uimm5"); in DecodeRvvIVI() [all...]

Completed in 17 milliseconds