Home
last modified time | relevance | path

Searched refs:sqrshrn (Results 1 - 19 of 19) sorted by relevance

/third_party/ffmpeg/libavresample/aarch64/
H A Daudio_convert_neon.S35 sqrshrn v4.4h, v4.4s, #16
41 sqrshrn v6.4h, v6.4s, #16
53 sqrshrn v4.4h, v4.4s, #16
58 sqrshrn v6.4h, v6.4s, #16
63 3: sqrshrn v4.4h, v4.4s, #16
H A Dresample_neon.S195 sqrshrn v\rn\().4h, v\rn\().4s, #15
229 sqrshrn v\rn\().2s, v\rn\().2d, #30
/third_party/ffmpeg/libswresample/aarch64/
H A Daudio_convert_neon.S36 sqrshrn v4.4h, v4.4s, #16
42 sqrshrn v6.4h, v6.4s, #16
54 sqrshrn v4.4h, v4.4s, #16
59 sqrshrn v6.4h, v6.4s, #16
64 3: sqrshrn v4.4h, v4.4s, #16
/third_party/ffmpeg/libavcodec/aarch64/
H A Dhevcdsp_idct_neon.S242 sqrshrn \n\().4h, \n\().4s, \m
434 sqrshrn \out0\().4h, \in0, \shift
436 sqrshrn \out1\().4h, \in2, \shift
438 sqrshrn \out2\().4h, \in4, \shift
440 sqrshrn \out3\().4h, \in6, \shift
/third_party/vixl/test/aarch64/
H A Dtest-trace-aarch64.cc1627 __ sqrshrn(b6, h21, 4); in GenerateTestSequenceNEON()
1628 __ sqrshrn(h14, s17, 11); in GenerateTestSequenceNEON()
1629 __ sqrshrn(s25, d27, 10); in GenerateTestSequenceNEON()
1630 __ sqrshrn(v6.V2S(), v13.V2D(), 18); in GenerateTestSequenceNEON()
1631 __ sqrshrn(v5.V4H(), v9.V4S(), 15); in GenerateTestSequenceNEON()
1632 __ sqrshrn(v19.V8B(), v12.V8H(), 1); in GenerateTestSequenceNEON()
H A Dtest-cpu-features-aarch64.cc1837 TEST_NEON(sqrshrn_0, sqrshrn(v0.V8B(), v1.V8H(), 1))
1838 TEST_NEON(sqrshrn_1, sqrshrn(v0.V4H(), v1.V4S(), 14))
1839 TEST_NEON(sqrshrn_2, sqrshrn(v0.V2S(), v1.V2D(), 29))
1843 TEST_NEON(sqrshrn_3, sqrshrn(b0, h1, 5))
1844 TEST_NEON(sqrshrn_4, sqrshrn(h0, s1, 4))
1845 TEST_NEON(sqrshrn_5, sqrshrn(s0, d1, 30))
H A Dtest-simulator-aarch64.cc4782 DEFINE_TEST_NEON_2OPIMM_NARROW(sqrshrn, Basic, TypeWidth)
4815 DEFINE_TEST_NEON_2OPIMM_SCALAR_NARROW(sqrshrn, Basic, TypeWidth)
/third_party/node/deps/v8/src/codegen/arm64/
H A Dassembler-arm64.h1402 void sqrshrn(const VRegister& vd, const VRegister& vn, int shift);
H A Dmacro-assembler-arm64.h1223 V(sqrshrn, Sqrshrn) \
H A Dassembler-arm64.cc1769 void Assembler::sqrshrn(const VRegister& vd, const VRegister& vn, int shift) { in sqrshrn() function in v8::internal::Assembler
/third_party/node/deps/v8/src/execution/arm64/
H A Dsimulator-arm64.h1977 LogicVRegister sqrshrn(VectorFormat vform, LogicVRegister dst,
H A Dsimulator-arm64.cc5789 sqrshrn(vf, rd, rn, right_shift);
5951 sqrshrn(vf, rd, rn, right_shift);
H A Dsimulator-logic-arm64.cc2267 LogicVRegister Simulator::sqrshrn(VectorFormat vform, LogicVRegister dst, in sqrshrn() function in v8::internal::Simulator
/third_party/vixl/src/aarch64/
H A Dsimulator-aarch64.cc2687 sqrshrn(vform, result, zn, right_shift_dist); in Simulator()
9372 sqrshrn(vf, rd, rn, right_shift); in Simulator()
9538 sqrshrn(vf, rd, rn, right_shift); in Simulator()
H A Dsimulator-aarch64.h4308 LogicVRegister sqrshrn(VectorFormat vform,
H A Dassembler-aarch64.h3273 void sqrshrn(const VRegister& vd, const VRegister& vn, int shift);
H A Dassembler-aarch64.cc5731 void Assembler::sqrshrn(const VRegister& vd, const VRegister& vn, int shift) {
H A Dlogic-aarch64.cc3408 LogicVRegister Simulator::sqrshrn(VectorFormat vform,
H A Dmacro-assembler-aarch64.h3166 V(sqrshrn, Sqrshrn) \

Completed in 118 milliseconds