| /third_party/vixl/src/aarch64/ |
| H A D | simulator-aarch64.cc | 3025 sqdmlal(kFormatVnD, zda, zn_b, zm_idx); in Simulator()
3028 sqdmlal(kFormatVnD, zda, zn_t, zm_idx); in Simulator()
3096 sqdmlal(kFormatVnS, zda, zn_b, zm_idx); in Simulator()
3099 sqdmlal(kFormatVnS, zda, zn_t, zm_idx); in Simulator()
3274 sqdmlal(vform, zda, zn_b, zm_b); in Simulator()
3277 sqdmlal(vform, zda, zn_b, zm_t); in Simulator()
3280 sqdmlal(vform, zda, zn_t, zm_t); in Simulator()
7798 sqdmlal(vf_l, rd, rn, rm); in Simulator()
7991 sqdmlal(vf, rd, rn, temp, is_2); in Simulator()
8966 sqdmlal(v in Simulator()
[all...] |
| H A D | simulator-aarch64.h | 3559 LogicVRegister sqdmlal(VectorFormat vform,
4459 V(sqdmlal) \
|
| H A D | logic-aarch64.cc | 833 LogicVRegister Simulator::sqdmlal(VectorFormat vform, in sqdmlal() function in vixl::aarch64::Simulator
841 return sqdmlal(vform, dst, src1, dup_element(indexform, temp, src2, index)); in sqdmlal()
3886 LogicVRegister Simulator::sqdmlal(VectorFormat vform,
3901 return sqdmlal(vform, dst, src1, src2, /* is_2 = */ true);
|
| H A D | assembler-aarch64.h | 2653 void sqdmlal(const VRegister& vd,
3363 void sqdmlal(const VRegister& vd, const VRegister& vn, const VRegister& vm);
|
| H A D | assembler-aarch64.cc | 2993 V(sqdmlal, NEON_SQDMLAL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
4808 V(sqdmlal, NEON_SQDMLAL_byelement, vn.IsScalar() || vn.IsD()) \
|
| H A D | macro-assembler-aarch64.h | 2921 V(sqdmlal, Sqdmlal) \
3125 V(sqdmlal, Sqdmlal) \
|
| /third_party/vixl/test/aarch64/ |
| H A D | test-simulator-aarch64.cc | 4736 DEFINE_TEST_NEON_3DIFF_LONG_SD(sqdmlal, Basic)
4756 DEFINE_TEST_NEON_3DIFF_SCALAR_LONG_SD(sqdmlal, Basic)
4972 DEFINE_TEST_NEON_BYELEMENT_DIFF(sqdmlal, Basic, Basic, Basic)
4996 DEFINE_TEST_NEON_BYELEMENT_DIFF_SCALAR(sqdmlal, Basic, Basic, Basic)
|
| H A D | test-trace-aarch64.cc | 1545 __ sqdmlal(d15, s5, s30); in GenerateTestSequenceNEON()
1546 __ sqdmlal(d24, s10, v2.S(), 3); in GenerateTestSequenceNEON()
1547 __ sqdmlal(s9, h19, h8); in GenerateTestSequenceNEON()
1548 __ sqdmlal(s14, h1, v12.H(), 3); in GenerateTestSequenceNEON()
1549 __ sqdmlal(v30.V2D(), v5.V2S(), v31.V2S()); in GenerateTestSequenceNEON()
1550 __ sqdmlal(v25.V2D(), v14.V2S(), v10.S(), 1); in GenerateTestSequenceNEON()
1551 __ sqdmlal(v19.V4S(), v17.V4H(), v16.V4H()); in GenerateTestSequenceNEON()
1552 __ sqdmlal(v8.V4S(), v5.V4H(), v8.H(), 1); in GenerateTestSequenceNEON()
|
| H A D | test-cpu-features-aarch64.cc | 1755 TEST_NEON(sqdmlal_0, sqdmlal(v0.V4S(), v1.V4H(), v2.H(), 3))
1756 TEST_NEON(sqdmlal_1, sqdmlal(v0.V2D(), v1.V2S(), v2.S(), 2))
1759 TEST_NEON(sqdmlal_2, sqdmlal(s0, h1, v2.H(), 1))
1760 TEST_NEON(sqdmlal_3, sqdmlal(d0, s1, v2.S(), 1))
1761 TEST_NEON(sqdmlal_4, sqdmlal(v0.V4S(), v1.V4H(), v2.V4H()))
1762 TEST_NEON(sqdmlal_5, sqdmlal(v0.V2D(), v1.V2S(), v2.V2S()))
1765 TEST_NEON(sqdmlal_6, sqdmlal(s0, h1, h2))
1766 TEST_NEON(sqdmlal_7, sqdmlal(d0, s1, s2))
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | assembler-arm64.h | 1047 void sqdmlal(const VRegister& vd, const VRegister& vn, const VRegister& vm,
1492 void sqdmlal(const VRegister& vd, const VRegister& vn, const VRegister& vm);
|
| H A D | macro-assembler-arm64.h | 226 V(sqdmlal, Sqdmlal) \
424 V(sqdmlal, Sqdmlal) \
|
| H A D | assembler-arm64.cc | 1499 V(sqdmlal, NEON_SQDMLAL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
3358 V(sqdmlal, NEON_SQDMLAL_byelement, vn.IsScalar() || vn.IsD()) \
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| H A D | simulator-arm64.h | 1672 LogicVRegister sqdmlal(VectorFormat vform, LogicVRegister dst,
2026 V(sqdmlal) \
|
| H A D | simulator-arm64.cc | 4534 sqdmlal(vf_l, rd, rn, rm);
4752 Op = &Simulator::sqdmlal;
5484 sqdmlal(vf, rd, rn, rm);
5633 Op = &Simulator::sqdmlal;
|
| H A D | simulator-logic-arm64.cc | 861 LogicVRegister Simulator::sqdmlal(VectorFormat vform, LogicVRegister dst, in sqdmlal() function in v8::internal::Simulator
867 return sqdmlal(vform, dst, src1, dup_element(indexform, temp, src2, index)); in sqdmlal()
2673 LogicVRegister Simulator::sqdmlal(VectorFormat vform, LogicVRegister dst, in sqdmlal() function in v8::internal::Simulator
|