Home
last modified time | relevance | path

Searched refs:simd_width (Results 1 - 6 of 6) sorted by relevance

/third_party/mesa3d/src/intel/compiler/
H A Dbrw_nir_lower_cs_intrinsics.c237 nir_ssa_def *simd_width = nir_load_simd_width_intel(b); in lower_cs_intrinsics_convert_block() local
239 nir_udiv(b, nir_iadd_imm(b, nir_iadd(b, size, simd_width), -1), in lower_cs_intrinsics_convert_block()
240 simd_width); in lower_cs_intrinsics_convert_block()
H A Dbrw_compiler.h995 unsigned simd_width) in _brw_wm_prog_data_prog_offset()
997 switch (simd_width) { in _brw_wm_prog_data_prog_offset()
1011 unsigned simd_width) in _brw_wm_prog_data_dispatch_grf_start_reg()
1013 switch (simd_width) { in _brw_wm_prog_data_dispatch_grf_start_reg()
1027 unsigned simd_width) in _brw_wm_prog_data_reg_blocks()
1029 switch (simd_width) { in _brw_wm_prog_data_reg_blocks()
994 _brw_wm_prog_data_prog_offset(const struct brw_wm_prog_data *prog_data, unsigned simd_width) _brw_wm_prog_data_prog_offset() argument
1010 _brw_wm_prog_data_dispatch_grf_start_reg(const struct brw_wm_prog_data *prog_data, unsigned simd_width) _brw_wm_prog_data_dispatch_grf_start_reg() argument
1026 _brw_wm_prog_data_reg_blocks(const struct brw_wm_prog_data *prog_data, unsigned simd_width) _brw_wm_prog_data_reg_blocks() argument
H A Dbrw_fs.cpp7735 uintptr_t simd_width = (uintptr_t)options;
7739 return nir_imm_int(b, simd_width);
7749 if (local_workgroup_size <= simd_width)
/third_party/mesa3d/src/broadcom/compiler/
H A Dvir.c780 prog_data->simd_width = 16; in v3d_gs_set_prog_data()
781 while ((prog_data->simd_width > 1 && prog_data->vpm_output_size > 16) || in v3d_gs_set_prog_data()
782 prog_data->simd_width == 2) { in v3d_gs_set_prog_data()
783 prog_data->simd_width >>= 1; in v3d_gs_set_prog_data()
788 assert(prog_data->simd_width != 2); in v3d_gs_set_prog_data()
2178 vpm_cfg[phase].gs_width = gs->simd_width; in compute_vpm_config_gs()
H A Dv3d_compiler.h994 uint8_t simd_width;
/third_party/mesa3d/src/intel/vulkan/
H A Danv_pipeline.c3007 unsigned simd_width = exe->stats.dispatch_width; in anv_GetPipelineExecutablePropertiesKHR() local
3010 simd_width ? "SIMD" : "vec", in anv_GetPipelineExecutablePropertiesKHR()
3011 simd_width ? simd_width : 4, in anv_GetPipelineExecutablePropertiesKHR()
3017 simd_width ? "SIMD" : "vec", in anv_GetPipelineExecutablePropertiesKHR()
3018 simd_width ? simd_width : 4, in anv_GetPipelineExecutablePropertiesKHR()
3024 props->subgroupSize = MAX2(simd_width, 1); in anv_GetPipelineExecutablePropertiesKHR()

Completed in 20 milliseconds