Searched refs:reg_base (Results 1 - 9 of 9) sorted by relevance
/third_party/mesa3d/src/amd/vulkan/ |
H A D | radv_spm.c | 71 uint32_t reg_base = R_036700_SQ_PERFCOUNTER0_SELECT; in radv_emit_spm_counters() local 73 radeon_set_uconfig_reg_seq(cs, reg_base + b * 4, 1); in radv_emit_spm_counters()
|
/third_party/mesa3d/src/gallium/drivers/lima/ir/gp/ |
H A D | regalloc.c | 402 for (unsigned reg_base = 0; in find_free_value_reg() 403 reg_base < GPIR_PHYSICAL_REG_NUM + GPIR_VALUE_REG_NUM; in find_free_value_reg() 404 reg_base++) { in find_free_value_reg() 405 unsigned cur_reg = (reg_base + reg_offset) % (GPIR_PHYSICAL_REG_NUM + GPIR_VALUE_REG_NUM); in find_free_value_reg()
|
/third_party/mesa3d/src/gallium/drivers/lima/ir/pp/ |
H A D | nir.c | 109 child = comp->var_nodes[(reg->index << 2) + comp->reg_base + swizzle]; in ppir_node_add_src() 114 comp->var_nodes[(reg->index << 2) + comp->reg_base + swizzle] = child; in ppir_node_add_src() 814 comp->reg_base = num_ssa; in ppir_compiler_create()
|
H A D | ppir.h | 419 unsigned reg_base; member
|
H A D | node.c | 374 comp->var_nodes[(index << 2) + comp->reg_base + u_bit_scan(&mask)] = node; in ppir_node_create()
|
/third_party/mesa3d/src/gallium/drivers/radeonsi/ |
H A D | si_perfcounter.c | 757 uint32_t reg_base = R_036700_SQ_PERFCOUNTER0_SELECT; in si_emit_spm_counters() local 759 radeon_set_uconfig_reg_seq(reg_base + b * 4, 1, false); in si_emit_spm_counters()
|
/third_party/vixl/src/aarch64/ |
H A D | macro-assembler-aarch64.cc | 2615 Register reg_base = scratch_scope->AcquireX(); in Emit() local 2616 ComputeAddress(reg_base, mem); in Emit() 2617 return MemOperand(reg_base); in Emit() 2628 Register reg_base = scratch_scope->AcquireX(); in Emit() local 2629 ComputeAddress(reg_base, mem); in Emit() 2630 return MemOperand(reg_base); in Emit()
|
/third_party/node/deps/v8/src/interpreter/ |
H A D | interpreter-assembler.cc | 1455 TNode<IntPtrT> reg_base = in ExportParametersAndRegisterFile() local 1465 TNode<IntPtrT> reg_index = IntPtrAdd(reg_base, index); in ExportParametersAndRegisterFile()
|
/third_party/vixl/test/aarch64/ |
H A D | test-assembler-aarch64.cc | 8276 Register reg_base = x20; 8280 __ Mov(reg_base, reinterpret_cast<uintptr_t>(&array)); 8288 __ StoreCPURegList(list_src, MemOperand(reg_base, 0 * sizeof(uint64_t))); 8289 __ LoadCPURegList(list_dst, MemOperand(reg_base, 0 * sizeof(uint64_t))); 8293 __ StoreCPURegList(list_src, MemOperand(reg_base, reg_index)); 8294 __ LoadCPURegList(list_dst, MemOperand(reg_base, reg_index)); 8297 __ StoreCPURegList(list_fp_src_1, MemOperand(reg_base, size_stored)); 8298 __ LoadCPURegList(list_fp_dst_1, MemOperand(reg_base, size_stored)); 8302 __ StoreCPURegList(list_fp_src_1, MemOperand(reg_base, reg_index)); 8303 __ LoadCPURegList(list_fp_dst_1, MemOperand(reg_base, reg_inde [all...] |
Completed in 21 milliseconds