Searched refs:rdvl (Results 1 - 5 of 5) sorted by relevance
| /third_party/vixl/tools/ |
| H A D | make_instruction_doc_aarch64.pl | 39 my @sves = qw/addvl addpl rdvl cntb cnth cntw cntd ctermeq ctermne setffr/;
|
| /third_party/vixl/src/aarch64/ |
| H A D | macro-assembler-sve-aarch64.cc | 196 // to use `rdvl` instead (via `Addvl`). in Addpl()
262 // with a scratch register if necessary. `rdvl` cannot write into `sp`. in Addvl()
269 rdvl(xd, static_cast<int>(multiplier)); in Addvl()
293 rdvl(b, 1); in Addvl()
|
| H A D | assembler-aarch64.h | 5245 void rdvl(const Register& xd, int imm6);
|
| H A D | assembler-sve-aarch64.cc | 6438 void Assembler::rdvl(const Register& xd, int imm6) { in rdvl() function in vixl::aarch64::Assembler
|
| /third_party/vixl/test/aarch64/ |
| H A D | test-disasm-sve-aarch64.cc | 4479 "rdvl x17, #1\n" in TEST()
4491 "rdvl x17, #1\n" in TEST()
4565 "rdvl x17, #1\n" in TEST()
4577 "rdvl x17, #1\n" in TEST()
4660 "rdvl x17, #1\n" in TEST()
4666 "rdvl x17, #1\n" in TEST()
4673 "rdvl x17, #1\n" in TEST()
4679 "rdvl x17, #1\n" in TEST()
4906 "rdvl x17, #1\n" in TEST()
4984 "rdvl x1 in TEST()
[all...] |
Completed in 33 milliseconds