Home
last modified time | relevance | path

Searched refs:mmUVD_CTX_INDEX (Results 1 - 3 of 3) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/radeonsi/
H A Dradeon_vcn_dec_jpeg.c74 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C2); in send_cmd_bitstream()
76 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_bitstream()
84 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_bitstream()
146 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_target()
148 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C2); in send_cmd_target()
153 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_target()
161 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x0005); in send_cmd_target()
169 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_target()
177 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_target()
182 set_reg_jpeg(dec, SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND in send_cmd_target()
[all...]
/third_party/libdrm/tests/amdgpu/
H A Djpeg_tests.c56 #define mmUVD_CTX_INDEX 0x0528 macro
337 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C2); in send_cmd_bitstream()
339 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_bitstream()
347 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_bitstream()
405 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_target()
408 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C2); in send_cmd_target()
413 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_target()
422 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x0005); in send_cmd_target()
432 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND0, TYPE0, 0x01C3); in send_cmd_target()
440 set_reg_jpeg(SOC15_REG_ADDR(mmUVD_CTX_INDEX), COND in send_cmd_target()
[all...]
/third_party/mesa3d/src/amd/common/
H A Dac_vcn_dec.h201 #define mmUVD_CTX_INDEX 0x0528 macro

Completed in 8 milliseconds