Searched refs:macro_tile_aspect (Results 1 - 7 of 7) sorted by relevance
| /third_party/mesa3d/src/amd/addrlib/src/chip/r800/ |
| H A D | si_gb_reg.h | 110 unsigned int macro_tile_aspect : 2; member
120 unsigned int macro_tile_aspect : 2; member
135 unsigned int macro_tile_aspect : 2; member
150 unsigned int macro_tile_aspect : 2; member
|
| /third_party/mesa3d/src/gallium/drivers/r600/ |
| H A D | radeon_uvd.c | 1178 static unsigned macro_tile_aspect(unsigned macro_tile_aspect) in macro_tile_aspect() argument
1180 switch (macro_tile_aspect) { in macro_tile_aspect()
1182 case 1: macro_tile_aspect = 0; break; in macro_tile_aspect()
1183 case 2: macro_tile_aspect = 1; break; in macro_tile_aspect()
1184 case 4: macro_tile_aspect = 2; break; in macro_tile_aspect()
1185 case 8: macro_tile_aspect = 3; break; in macro_tile_aspect()
1187 return macro_tile_aspect; in macro_tile_aspect()
1248 msg->body.decode.dt_surf_tile_config |= RUVD_MACRO_TILE_ASPECT_RATIO(macro_tile_aspect(luma->u.legacy.mtilea)); in ruvd_set_dt_surfaces()
|
| H A D | evergreen_state.c | 79 static unsigned eg_macro_tile_aspect(unsigned macro_tile_aspect) in eg_macro_tile_aspect() argument
81 switch (macro_tile_aspect) { in eg_macro_tile_aspect()
83 case 1: macro_tile_aspect = 0; break; in eg_macro_tile_aspect()
84 case 2: macro_tile_aspect = 1; break; in eg_macro_tile_aspect()
85 case 4: macro_tile_aspect = 2; break; in eg_macro_tile_aspect()
86 case 8: macro_tile_aspect = 3; break; in eg_macro_tile_aspect()
88 return macro_tile_aspect; in eg_macro_tile_aspect()
|
| /third_party/libdrm/radeon/ |
| H A D | radeon_surface.c | 1075 uint32_t *macro_tile_aspect, in si_gb_tile_mode()
1120 if (macro_tile_aspect) { in si_gb_tile_mode()
1124 *macro_tile_aspect = 1; in si_gb_tile_mode()
1127 *macro_tile_aspect = 2; in si_gb_tile_mode()
1130 *macro_tile_aspect = 4; in si_gb_tile_mode()
1133 *macro_tile_aspect = 8; in si_gb_tile_mode()
1863 uint32_t *macro_tile_aspect, in cik_get_2d_params()
1975 if (macro_tile_aspect) { in cik_get_2d_params()
1979 *macro_tile_aspect = 1; in cik_get_2d_params()
1982 *macro_tile_aspect in cik_get_2d_params()
1072 si_gb_tile_mode(uint32_t gb_tile_mode, unsigned *num_pipes, unsigned *num_banks, uint32_t *macro_tile_aspect, uint32_t *bank_w, uint32_t *bank_h, uint32_t *tile_split) si_gb_tile_mode() argument
1857 cik_get_2d_params(struct radeon_surface_manager *surf_man, unsigned bpe, unsigned nsamples, bool is_color, unsigned tile_mode, uint32_t *num_pipes, uint32_t *tile_split_ptr, uint32_t *num_banks, uint32_t *macro_tile_aspect, uint32_t *bank_w, uint32_t *bank_h) cik_get_2d_params() argument
[all...] |
| /third_party/mesa3d/src/gallium/drivers/radeonsi/ |
| H A D | radeon_uvd.c | 1392 static unsigned macro_tile_aspect(unsigned macro_tile_aspect) in macro_tile_aspect() argument
1394 switch (macro_tile_aspect) { in macro_tile_aspect()
1397 macro_tile_aspect = 0; in macro_tile_aspect()
1400 macro_tile_aspect = 1; in macro_tile_aspect()
1403 macro_tile_aspect = 2; in macro_tile_aspect()
1406 macro_tile_aspect = 3; in macro_tile_aspect()
1409 return macro_tile_aspect; in macro_tile_aspect()
1482 RUVD_MACRO_TILE_ASPECT_RATIO(macro_tile_aspect(luma->u.legacy.mtilea)); in si_uvd_set_dt_surfaces()
|
| /third_party/mesa3d/src/amd/addrlib/src/r800/ |
| H A D | ciaddrlib.cpp | 1748 pCfg->macroAspectRatio = 1 << gbTileMode.f.macro_tile_aspect; in ReadGbMacroTileCfg()
|
| H A D | siaddrlib.cpp | 3084 pCfg->info.macroAspectRatio = 1 << gbTileMode.f.macro_tile_aspect;
|
Completed in 22 milliseconds