Home
last modified time | relevance | path

Searched refs:log_mode (Results 1 - 3 of 3) sorted by relevance

/third_party/vixl/src/aarch64/
H A Dsimulator-aarch64.h1339 BranchLogMode log_mode = LogBranches) { in WritePc()
1340 if (log_mode == LogBranches) LogTakenBranch(new_pc); in WritePc()
1613 RegLogMode log_mode = LogRegWrites,
1622 WriteRegister<int32_t>(code, tmp_32bit, log_mode, r31mode);
1645 if (log_mode == LogRegWrites) {
1653 RegLogMode log_mode = LogRegWrites,
1655 WriteRegister<T>(code, value, log_mode, r31mode);
1661 RegLogMode log_mode = LogRegWrites,
1663 WriteRegister(code, value, log_mode, r31mode);
1668 RegLogMode log_mode
[all...]
H A Dsimulator-aarch64.cc5217 RegLogMode log_mode = (addrmode == PreIndex) ? LogRegWrites : NoRegLog; in Simulator() local
5218 WriteXRegister(addr_reg, address + offset, log_mode, Reg31IsStackPointer); in Simulator()
/third_party/node/deps/v8/src/execution/arm64/
H A Dsimulator-arm64.h1064 void set_vreg(unsigned code, T value, RegLogMode log_mode = LogRegWrites) { in set_vreg()
1073 if (log_mode == LogRegWrites) { in set_vreg()
1080 RegLogMode log_mode = LogRegWrites) { in set_breg()
1081 set_vreg(code, value, log_mode); in set_breg()
1085 RegLogMode log_mode = LogRegWrites) { in set_hreg()
1086 set_vreg(code, value, log_mode); in set_hreg()
1090 RegLogMode log_mode = LogRegWrites) { in set_sreg()
1091 set_vreg(code, value, log_mode); in set_sreg()
1095 RegLogMode log_mode = LogRegWrites) { in set_sreg_bits()
1096 set_vreg(code, value, log_mode); in set_sreg_bits()
[all...]

Completed in 23 milliseconds