| /third_party/vixl/test/aarch64/ |
| H A D | test-trace-aarch64.cc | 1031 __ ld3(v20.V16B(), v21.V16B(), v22.V16B(), MemOperand(x0)); in GenerateTestSequenceNEON()
1032 __ ld3(v28.V16B(), v29.V16B(), v30.V16B(), MemOperand(x1, x2, PostIndex)); in GenerateTestSequenceNEON()
1033 __ ld3(v20.V16B(), v21.V16B(), v22.V16B(), MemOperand(x1, 48, PostIndex)); in GenerateTestSequenceNEON()
1034 __ ld3(v21.V2D(), v22.V2D(), v23.V2D(), MemOperand(x0)); in GenerateTestSequenceNEON()
1035 __ ld3(v18.V2D(), v19.V2D(), v20.V2D(), MemOperand(x1, x2, PostIndex)); in GenerateTestSequenceNEON()
1036 __ ld3(v27.V2D(), v28.V2D(), v29.V2D(), MemOperand(x1, 48, PostIndex)); in GenerateTestSequenceNEON()
1037 __ ld3(v7.V2S(), v8.V2S(), v9.V2S(), MemOperand(x0)); in GenerateTestSequenceNEON()
1038 __ ld3(v20.V2S(), v21.V2S(), v22.V2S(), MemOperand(x1, x2, PostIndex)); in GenerateTestSequenceNEON()
1039 __ ld3(v26.V2S(), v27.V2S(), v28.V2S(), MemOperand(x1, 24, PostIndex)); in GenerateTestSequenceNEON()
1040 __ ld3(v2 in GenerateTestSequenceNEON()
[all...] |
| H A D | test-cpu-features-aarch64.cc | 1221 TEST_NEON(ld3_0, ld3(v0.V8B(), v1.V8B(), v2.V8B(), MemOperand(x3)))
1222 TEST_NEON(ld3_1, ld3(v0.V16B(), v1.V16B(), v2.V16B(), MemOperand(x3)))
1223 TEST_NEON(ld3_2, ld3(v0.V4H(), v1.V4H(), v2.V4H(), MemOperand(x3)))
1224 TEST_NEON(ld3_3, ld3(v0.V8H(), v1.V8H(), v2.V8H(), MemOperand(x3)))
1225 TEST_NEON(ld3_4, ld3(v0.V2S(), v1.V2S(), v2.V2S(), MemOperand(x3)))
1226 TEST_NEON(ld3_5, ld3(v0.V4S(), v1.V4S(), v2.V4S(), MemOperand(x3)))
1227 TEST_NEON(ld3_6, ld3(v0.V2D(), v1.V2D(), v2.V2D(), MemOperand(x3)))
1229 ld3(v0.V8B(), v1.V8B(), v2.V8B(), MemOperand(x3, 24, PostIndex)))
1231 ld3(v0.V16B(), v1.V16B(), v2.V16B(), MemOperand(x3, 48, PostIndex)))
1233 ld3(v
[all...] |
| /third_party/mesa3d/src/gallium/drivers/llvmpipe/ |
| H A D | lp_linear_sampler.c | 533 __m128i ld1, ld2, ld3; in fetch_bgra_clamp_linear() local
538 ld3 = _mm_cvtsi32_si128(data[addr[j].ui[3]]); in fetch_bgra_clamp_linear()
539 ld2 = _mm_unpacklo_epi32(ld2, ld3); in fetch_bgra_clamp_linear()
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | assembler-arm64.h | 1868 void ld3(const VRegister& vt, const VRegister& vt2, const VRegister& vt3,
1872 void ld3(const VRegister& vt, const VRegister& vt2, const VRegister& vt3,
|
| H A D | macro-assembler-arm64.h | 1674 ld3(vt, vt2, vt3, src); in Ld3()
1679 ld3(vt, vt2, vt3, lane, src); in Ld3()
|
| H A D | assembler-arm64.cc | 2398 void Assembler::ld3(const VRegister& vt, const VRegister& vt2, in ld3() function in v8::internal::Assembler
2407 void Assembler::ld3(const VRegister& vt, const VRegister& vt2, in ld3() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| H A D | simulator-arm64.h | 1558 void ld3(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,
1560 void ld3(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,
|
| H A D | simulator-arm64.cc | 4922 ld3(vf, vreg(reg[0]), vreg(reg[1]), vreg(reg[2]), addr[0]);
5168 ld3(vf, vreg(rt), vreg(rt2), vreg(rt3), lane, addr);
|
| H A D | simulator-logic-arm64.cc | 400 void Simulator::ld3(VectorFormat vform, LogicVRegister dst1, in ld3() function in v8::internal::Simulator
418 void Simulator::ld3(VectorFormat vform, LogicVRegister dst1, in ld3() function in v8::internal::Simulator
|
| /third_party/vixl/src/aarch64/ |
| H A D | simulator-aarch64.h | 3342 void ld3(VectorFormat vform,
3347 void ld3(VectorFormat vform,
|
| H A D | assembler-aarch64.h | 2909 void ld3(const VRegister& vt,
2915 void ld3(const VRegister& vt,
|
| H A D | assembler-aarch64.cc | 2664 void Assembler::ld3(const VRegister& vt, in ld3() function in vixl::aarch64::Assembler
2676 void Assembler::ld3(const VRegister& vt, in ld3() function in vixl::aarch64::Assembler
|
| H A D | logic-aarch64.cc | 268 void Simulator::ld3(VectorFormat vform, in ld3() function in vixl::aarch64::Simulator
290 void Simulator::ld3(VectorFormat vform, in ld3() function in vixl::aarch64::Simulator
|
| H A D | macro-assembler-aarch64.h | 3408 ld3(vt, vt2, vt3, src); in Ld3()
3417 ld3(vt, vt2, vt3, lane, src); in Ld3()
|
| H A D | simulator-aarch64.cc | 8302 ld3(vf, in Simulator()
8543 ld3(vf, in Simulator()
|
| H A D | assembler-sve-aarch64.cc | 4084 void Assembler::ld3##MSZ(const ZRegister& zt1, \
|