Home
last modified time | relevance | path

Searched refs:kBRegSize (Results 1 - 15 of 15) sorted by relevance

/third_party/vixl/test/aarch64/
H A Dtest-assembler-sve-aarch64.cc355 for (int i = kQRegSizeInBytes; i < core.GetSVELaneCount(kBRegSize); i++) {
476 TEST_SVE(sve_mla_mls_b) { MlaMlsHelper(config, kBRegSize); }
562 int vl = core.GetSVELaneCount(kBRegSize) * 8;
646 int vl = core.GetSVELaneCount(kBRegSize) * 8;
739 int vl = core.GetSVELaneCount(kBRegSize) * 8;
817 int vl = core.GetSVELaneCount(kBRegSize) * 8;
914 int vl = core.GetSVELaneCount(kBRegSize) * 8;
1556 ASSERT_EQUAL_64(0x4000000000000000 - core.GetSVELaneCount(kBRegSize), x20);
1667 ASSERT_EQUAL_64(-core.GetSVELaneCount(kBRegSize), x21);
1776 ASSERT_EQUAL_64(0x4000000000000000 - core.GetSVELaneCount(kBRegSize), x2
[all...]
H A Dtest-utils-aarch64.h175 case kBRegSize:
421 core->GetSVELaneCount(kBRegSize));
H A Dtest-api-aarch64.cc246 VIXL_CHECK(VRegister(0, kBRegSize).Is(b0)); in TEST()
253 VIXL_CHECK(VRegister(0, kBRegSize, 1).Is(b0)); in TEST()
290 VIXL_CHECK(ZRegister(0, kBRegSize).Is(z0.VnB())); in TEST()
305 VIXL_CHECK(PRegisterWithLaneSize(0, kBRegSize).Is(p0.VnB())); in TEST()
326 VIXL_CHECK(CPURegister(2, kBRegSize, CPURegister::kVRegister).Is(b2)); in TEST()
579 VIXL_CHECK(p14.VnB().GetLaneSizeInBits() == kBRegSize); in TEST()
H A Dtest-simulator-aarch64.cc1686 bool destructive = (vd_bits == kBRegSize) || (vd_bits == kSRegSize); in Test1OpAcrossNEON_Helper()
/third_party/vixl/src/aarch64/
H A Dregisters-aarch64.h475 case kBRegSize:
651 ZRegister VnB() const { return ZRegister(GetCode(), kBRegSize); }
780 return PRegisterWithLaneSize(GetCode(), kBRegSize);
813 V(BRegister, kBRegSize, VRegister)
H A Dinstructions-aarch64.cc39 VIXL_ASSERT((reg_size == kBRegSize) || (reg_size == kHRegSize) || in RepeatBitsAcrossReg()
1233 return kBRegSize; in RegisterSizeInBitsFromFormat()
H A Dinstructions-aarch64.h51 const unsigned kBRegSize = 8; member
53 const unsigned kBRegSizeInBytes = kBRegSize / 8;
H A Dassembler-sve-aarch64.cc4504 case kBRegSize: in SVEGatherPrefetchVectorPlusImmediateHelper()
4540 case kBRegSize: in SVEGatherPrefetchScalarPlusImmediateHelper()
4570 case kBRegSize: in SVEContiguousPrefetchScalarPlusScalarHelper()
4611 case kBRegSize: in SVEContiguousPrefetchScalarPlusVectorHelper()
4634 case kBRegSize: in SVEContiguousPrefetchScalarPlusVectorHelper()
4659 case kBRegSize: in SVEContiguousPrefetchScalarPlusVectorHelper()
4722 SVEPrefetchHelper(prfop, pg, addr, kBRegSize); in prfb()
H A Ddisasm-aarch64.cc2269 if (ls_dst != kBRegSize) { in Disassembler()
2363 if ((ls_dst == kBRegSize) || (ls_dst == kDRegSize)) { in Disassembler()
3490 if (ls_dst == kBRegSize) { in Disassembler()
6125 case kBRegSize: in Disassembler()
6484 reg_size = kBRegSize; in Disassembler()
H A Dsimulator-aarch64.cc1017 VIXL_ASSERT((reg_size == kBRegSize) || (reg_size == kHRegSize) || in Simulator()
1505 case kBRegSize: in Simulator()
9990 if (LaneSizeInBitsFromFormat(vform) == kBRegSize) { in Simulator()
10103 if (LaneSizeInBitsFromFormat(vform) == kBRegSize) { in Simulator()
10246 if (LaneSizeInBitsFromFormat(vform) == kBRegSize) { in Simulator()
10429 if (LaneSizeInBitsFromFormat(vform) == kBRegSize) { in Simulator()
10454 if (LaneSizeInBitsFromFormat(vform) == kBRegSize) { in Simulator()
H A Dassembler-aarch64.cc6520 VIXL_ASSERT((width == kBRegSize) || (width == kHRegSize) ||
6724 case kBRegSize:
6747 case kBRegSize:
H A Dlogic-aarch64.cc7770 int b_per_segment = kQRegSize / kBRegSize;
/third_party/node/deps/v8/src/execution/arm64/
H A Dsimulator-arm64.h1004 static_assert((sizeof(T) == kBRegSize) || (sizeof(T) == kHRegSize) || in vreg()
1066 (sizeof(value) == kBRegSize) || (sizeof(value) == kHRegSize) || in set_vreg()
1117 STATIC_ASSERT((sizeof(value) == kBRegSize) || in set_vreg_no_log()
H A Dsimulator-arm64.cc1228 case kBRegSize:
/third_party/node/deps/v8/src/codegen/arm64/
H A Dconstants-arm64.h63 const int kBRegSize = kBRegSizeInBits >> 3; member

Completed in 88 milliseconds