Searched refs:insr (Results 1 - 9 of 9) sorted by relevance
| /third_party/vixl/src/aarch64/ |
| H A D | macro-assembler-sve-aarch64.cc | 950 insr(zdn, xzr); in Insr()
963 insr(zdn, scratch); in Insr()
|
| H A D | assembler-aarch64.h | 4565 void insr(const ZRegister& zdn, const Register& rm);
4568 void insr(const ZRegister& zdn, const VRegister& vm);
|
| H A D | simulator-aarch64.h | 3787 LogicVRegister insr(VectorFormat vform, LogicVRegister dst, uint64_t imm);
|
| H A D | assembler-sve-aarch64.cc | 5990 void Assembler::insr(const ZRegister& zdn, const Register& rm) { in insr() function in vixl::aarch64::Assembler
6000 void Assembler::insr(const ZRegister& zdn, const VRegister& vm) { in insr() function in vixl::aarch64::Assembler
|
| H A D | macro-assembler-aarch64.h | 4952 insr(zdn, rm); in Insr()
4957 insr(zdn, vm); in Insr()
|
| H A D | simulator-aarch64.cc | 13624 insr(vform, zd, ReadDRegisterBits(instr->GetRn())); in Simulator()
13637 insr(vform, zd, ReadXRegister(instr->GetRn())); in Simulator()
|
| H A D | logic-aarch64.cc | 3004 LogicVRegister Simulator::insr(VectorFormat vform,
|
| /third_party/vixl/test/aarch64/ |
| H A D | test-disasm-sve-aarch64.cc | 5708 COMPARE(insr(z15.VnB(), w13), "insr z15.b, w13"); in TEST()
5709 COMPARE(insr(z16.VnH(), w14), "insr z16.h, w14"); in TEST()
5710 COMPARE(insr(z17.VnS(), w15), "insr z17.s, w15"); in TEST()
5711 COMPARE(insr(z18.VnD(), x16), "insr z18.d, x16"); in TEST()
5712 COMPARE(insr(z5.VnB(), b3), "insr z in TEST()
[all...] |
| H A D | test-api-movprfx-aarch64.cc | 1143 __ insr(z30.VnB(), w30); in TEST()
1146 __ insr(z2.VnB(), b0); in TEST()
1443 __ insr(z16.VnB(), w16); in TEST()
1446 __ insr(z20.VnB(), b0); in TEST()
|
Completed in 82 milliseconds