Searched refs:enables (Results 1 - 14 of 14) sorted by relevance
/third_party/vk-gl-cts/external/vulkan-docs/src/scripts/ |
H A D | spirvcapgenerator.py | 61 def getConditions(self, enables): 63 one or more of the enables is supported. 65 - enables - ElementTree corresponding to a <spirvcapability> or 69 for enable in enables.findall('enable'): 70 condition = self.getCondition(enable, parent=enables) 86 # Combine all conditions for enables and surround the row with 111 # requirement, and if there are multiple enables (otherwise, 114 enables = [e for e in elem.findall('enable')] 116 remaining = len(enables) 117 for subelem in enables [all...] |
/third_party/mesa3d/src/mesa/main/ |
H A D | extensions.c | 98 const GLboolean *enables = in _mesa_override_extensions() local 107 assert(!enables[offset] || !disables[offset]); in _mesa_override_extensions() 108 if (enables[offset]) { in _mesa_override_extensions()
|
/third_party/mesa3d/src/broadcom/vulkan/ |
H A D | v3dvx_pipeline.c | 75 * enabled. Color write enables are independent of whether blending is in pack_blend() 81 pipeline->blend.enables = 0; in pack_blend() 115 pipeline->blend.enables |= rt_mask; in pack_blend() 210 config.blend_enable = pipeline->blend.enables != 0; in pack_cfg_bits()
|
H A D | v3dvx_cmd_buffer.c | 1225 if (pipeline->blend.enables) { in cmd_buffer_emit_blend() 1226 cl_emit(&job->bcl, BLEND_ENABLES, enables) { in cmd_buffer_emit_blend() 1227 enables.mask = pipeline->blend.enables; in cmd_buffer_emit_blend() 1232 if (pipeline->blend.enables & (1 << i)) in cmd_buffer_emit_blend()
|
H A D | v3dv_private.h | 1994 /* Whether this pipeline enables depth writes */ 2055 /* Per-RT bit mask with blend enables */ 2056 uint8_t enables; member
|
/third_party/skia/third_party/externals/angle2/src/libANGLE/ |
H A D | GLES1State.cpp | 97 for (auto &enables : mTexUnitEnables) in initialize() 99 enables.reset(); in initialize()
|
/third_party/mesa3d/src/gallium/drivers/v3d/ |
H A D | v3dx_emit.c | 604 cl_emit(&job->bcl, BLEND_ENABLES, enables) { in emit_state() 605 enables.mask = blend->blend_enables; in emit_state()
|
/third_party/skia/third_party/externals/angle2/src/libANGLE/renderer/gl/ |
H A D | StateManagerGL.cpp | 2388 void StateManagerGL::setClipDistancesEnable(const gl::State::ClipDistanceEnableBits &enables) 2390 if (enables == mEnabledClipDistances) 2396 gl::State::ClipDistanceEnableBits diff = enables ^ mEnabledClipDistances; 2399 if (enables.test(i)) 2409 mEnabledClipDistances = enables;
|
H A D | StateManagerGL.h | 262 void setClipDistancesEnable(const gl::State::ClipDistanceEnableBits &enables);
|
/third_party/python/Lib/idlelib/ |
H A D | configdialog.py | 1977 enables = [opt_name for opt_name in opt_list 1979 for opt_name in enables: 1981 opt_list = enables + opt_list
|
/third_party/gn/src/gn/ |
H A D | function_toolchain.cc | 592 (See --export-rust-project). It enables such metadata to include
|
/third_party/ffmpeg/libavutil/x86/ |
H A D | tx_float.asm | 100 ; %7 - temporary register (for avx only, enables vgatherdpd (AVX2) if FMA3 is set)
|
/third_party/ffmpeg/libavcodec/x86/ |
H A D | hevc_mc.asm | 1694 INIT_YMM avx2 ; adds ff_ and _avx2 to function name & enables 256b registers : m0 for 256b, xm0 for 128b. cpuflag(avx2) = 1 / notcpuflag(avx) = 0
|
/third_party/mesa3d/src/gallium/drivers/zink/ |
H A D | zink_context.c | 2669 const VkBool32 enables[PIPE_MAX_COLOR_BUFS] = {1, 1, 1, 1, 1, 1, 1, 1}; in reapply_color_write() local 2672 VKCTX(CmdSetColorWriteEnableEXT)(ctx->batch.state->cmdbuf, max_att, ctx->disable_color_writes ? disables : enables); in reapply_color_write()
|
Completed in 32 milliseconds